On Synthesizing Optimal Family of Linear Systolic Arrays for Matrix Multiplication

The authors describe a family of linear systolic arrays for matrix multiplication exhibiting a tradeoff between local storage and the number of processing elements (PEs). The design consists of processors hooked into a linear array with each processor having storage s, 1 or=n/s. The input matrices are fed as two speed data streams using fast and slow channels to satisfy the dependencies in the usual matrix multiplication algorithm. While a family of linear arrays have been synthesized for this problem, this technique leads to simpler designs with fewer number of processors and improved delay from input to output. All these designs use the optimal number of processors for local storage in the range 1 >

[1]  Benjamin W. Wah,et al.  Systematic approaches to the design of algorithmically specified systolic arrays , 1985, ICASSP '85. IEEE International Conference on Acoustics, Speech, and Signal Processing.

[2]  S. Purushothaman.  Reasoning About Modular Systolic Algorithms. , 1987 .

[3]  I. V. Ramakrishnan,et al.  Synthesis of an Optimal Family of Matrix Multiplication Algorithms on Linear Arrays , 1986, IEEE Transactions on Computers.

[4]  Viktor K. Prasanna,et al.  Information Transfer in Distributed Computing with Applications to VLSI , 1984, JACM.

[5]  H. T. Kung,et al.  Systolic Arrays for (VLSI). , 1978 .

[6]  I. V. Ramakrishnan,et al.  Modular Matrix Multiplication on a Linear Array , 1984, IEEE Trans. Computers.

[7]  Viktor K. Prasanna,et al.  On Mapping Algorithms to Linear and Fault-Tolerant Systolic Arrays , 1989, IEEE Trans. Computers.

[8]  KSHITIJ A. DOSHI,et al.  Optimal Graph Algorithms on a Fixed-Size Linear Array , 1987, IEEE Transactions on Computers.

[9]  P. Quinton.  Automatic synthesis of systolic arrays from uniform recurrent equations , 1984, ISCA 1984.

[10]  Lynn Conway,et al.  Introduction to VLSI systems , 1978 .

[11]  H. T. Kung,et al.  Wafer-scale integration and two-level pipelined implementations of systolic arrays , 1984, J. Parallel Distributed Comput..

[12]  Peter R. Cappello,et al.  Unifying VLSI Array Designs with Geometric Transformations , 1983, International Conference on Parallel Processing.

[13]  I. V. Ramakrishnan,et al.  SYSTOLIC MATRIX MULTIPLICATION ON A LINEAR ARRAY. , 1982 .