On Mapping Algorithms to Linear and Fault-Tolerant Systolic Arrays
暂无分享,去创建一个
[1] Rami G. Melhem,et al. A Mathematical Model for the Verification of Systolic Networks , 1984, SIAM J. Comput..
[2] Peter R. Cappello,et al. Unifying VLSI Array Designs with Geometric Transformations , 1983, International Conference on Parallel Processing.
[3] Sun-Yuan Kung,et al. On supercomputing with systolic/wavefront array processors , 1984 .
[4] Marina C. Chen,et al. A Design Methodology for Synthesizing Parallel Algorithms and Architectures , 1986, J. Parallel Distributed Comput..
[5] I. V. Ramakrishnan,et al. Synthesis of an Optimal Family of Matrix Multiplication Algorithms on Linear Arrays , 1986, IEEE Transactions on Computers.
[6] I. V. Ramakrishnan,et al. Optimal Matrix Multiplication on Fault-Tolerant VLSI Arrays , 1989, IEEE Trans. Computers.
[7] Viktor K. Prasanna,et al. Information Transfer in Distributed Computing with Applications to VLSI , 1984, JACM.
[8] P. Quinton. Automatic synthesis of systolic arrays from uniform recurrent equations , 1984, ISCA 1984.
[9] David W. L. Yen,et al. Systolic Processing and an Implementation for Signal and Image Processing , 1982, IEEE Transactions on Computers.
[10] Arnold L. Rosenberg,et al. The Diogenes Approach to Testable Fault-Tolerant Arrays of Processors , 1983, IEEE Transactions on Computers.
[11] Lynn Conway,et al. Introduction to VLSI systems , 1978 .
[12] I. V. Ramakrishnan,et al. A Fault-Tolerant VLSI Matrix Multiplier , 1986, ICPP.
[13] H. T. Kung,et al. Systolic Arrays for (VLSI). , 1978 .
[14] Benjamin W. Wah,et al. Systematic approaches to the design of algorithmically specified systolic arrays , 1985, ICASSP '85. IEEE International Conference on Acoustics, Speech, and Signal Processing.