Granularity aspects for the design of multi-level reconfigurable architectures
暂无分享,去创建一个
[1] Andreas Dandalis,et al. Efficient Self-Reconfigurable Implementations Using On-chip Memory , 2000, FPL.
[2] Martin Middendorf,et al. Hyperreconfigurable architectures and the partition into hypercontexts problem , 2005, J. Parallel Distributed Comput..
[3] Viktor K. Prasanna,et al. Configuration compression for FPGA-based embedded systems , 2001, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[4] Martin D. F. Wong,et al. Incremental reconfiguration of multi-FPGA systems , 2002, FPGA '02.
[5] Martin Middendorf,et al. On the design of two-level reconfigurable architectures , 2005, 2005 International Conference on Reconfigurable Computing and FPGAs (ReConFig'05).
[6] Martin Middendorf,et al. Multi-level reconfigurable architectures in the switch model , 2006, IPDPS.
[7] André DeHon,et al. DPGA Utilization and Application , 1996, Fourth International ACM Symposium on Field-Programmable Gate Arrays.
[8] Zhiyuan Li,et al. Configuration compression for the Xilinx XC6200 FPGA , 1998, Proceedings. IEEE Symposium on FPGAs for Custom Computing Machines (Cat. No.98TB100251).
[9] Martin Middendorf,et al. Heuristics for context-caches in 2-level reconfigurable architectures , 2005, Proceedings. 2005 IEEE International Conference on Field-Programmable Technology, 2005..
[10] Viktor K. Prasanna,et al. A Self-Reconfigurable Gate Array Architecture , 2000, FPL.
[11] Martin Middendorf,et al. Multi-level reconfigurable architectures in the switch model , 2006, Proceedings 20th IEEE International Parallel & Distributed Processing Symposium.
[12] Viktor K. Prasanna,et al. Configuration compression for FPGA-based embedded systems , 2005, IEEE Trans. Very Large Scale Integr. Syst..
[13] Jürgen Teich,et al. (Self-)reconfigurable finite state machines: theory and implementation , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.