On the design of two-level reconfigurable architectures
暂无分享,去创建一个
[1] Zhiyuan Li,et al. Configuration compression for the Xilinx XC6200 FPGA , 1998, Proceedings. IEEE Symposium on FPGAs for Custom Computing Machines (Cat. No.98TB100251).
[2] Viktor K. Prasanna,et al. Configuration compression for FPGA-based embedded systems , 2005, IEEE Trans. Very Large Scale Integr. Syst..
[3] Jürgen Teich,et al. (Self-)reconfigurable finite state machines: theory and implementation , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.
[4] Viktor K. Prasanna,et al. A Self-Reconfigurable Gate Array Architecture , 2000, FPL.
[5] Martin Middendorf,et al. Hyperreconfigurable architectures and the partition into hypercontexts problem , 2005, J. Parallel Distributed Comput..
[6] Martin D. F. Wong,et al. Incremental reconfiguration of multi-FPGA systems , 2002, FPGA '02.
[7] Martin Middendorf,et al. Multi task hyperreconfigurable architectures: models and reconfiguration problems , 2005, Int. J. Embed. Syst..
[8] André DeHon,et al. DPGA Utilization and Application , 1996, Fourth International ACM Symposium on Field-Programmable Gate Arrays.
[9] Andreas Dandalis,et al. Efficient Self-Reconfigurable Implementations Using On-chip Memory , 2000, FPL.
[10] Scott Hauck,et al. Reconfigurable computing: a survey of systems and software , 2002, CSUR.
[11] Martin Middendorf,et al. Models and reconfiguration problems for multi task hyperreconfigurable architectures , 2004, 18th International Parallel and Distributed Processing Symposium, 2004. Proceedings..
[12] Viktor K. Prasanna,et al. Reconfigurable computing: Architectures, mod- els and algorithms , 2000 .