Dynamic accuracy adjustement for fixed width dividers
暂无分享,去创建一个
[1] S. Tagzout,et al. Compact parallel multipliers using the sign-generate method in FPGA , 1997, 1997 21st International Conference on Microelectronics. Proceedings.
[2] Javier Valls-Coquillat,et al. FPGA-implementation of atan(Y/X) based on logarithmic transformation and LUT-based techniques , 2010, J. Syst. Archit..
[3] Adel Belouchrani,et al. Arctangent Architecture for High Speed and High Precision Data , 2011, J. Circuits Syst. Comput..
[4] Randy Yates,et al. Fixed-Point Arithmetic: An Introduction , 2013 .
[5] Dong-U Lee,et al. A Bit-Width Optimization Methodology for Polynomial-Based Function Evaluation , 2007, IEEE Transactions on Computers.
[6] Yajun Ha,et al. An automated, efficient and static bit-width optimization methodology towards maximum bit-width-to-error tradeoff with affine arithmetic model , 2006, Asia and South Pacific Conference on Design Automation, 2006..
[7] Arnaud Tisserand,et al. Multipartite table methods , 2005, IEEE Transactions on Computers.
[8] Wayne Luk,et al. Optimizing hardware function evaluation , 2005, IEEE Transactions on Computers.