A programmable and scalable openflow switch using heterogeneous soc platforms
暂无分享,去创建一个
This work presents a hardware-software co-design approach of an OpenFlow switch using a state-of-the-art heterogeneous System-on-chip (SoC) platform. Specifically, we implement the OpenFlow switch on a Xilinx Zynq ZC706 board. The Xilinx Zynq SoC family provides a tight coupling of field programmable gate array (FPGA) fabric and ARM processor cores, making it an attractive on-chip implementation platform for SDN switches. High-performance, yet highly-programmable, data plane processing can reside in the programmable logic (PL), while complex control software can reside in ARM processor. Our proposed architecture scales across a range of possible packet throughput rates and a range of possible flow table sizes. Post-place-and-route results show that our design targeted at Zynq can achieve a total 88 Gbps throughput for a 1K flow table which supports dynamic updates. Correct operation has been demonstrated using a ZC706 board.
[1] George Varghese,et al. Programming Protocol-Independent Packet Processors , 2013, ArXiv.
[2] Guido Appenzeller,et al. Implementing an OpenFlow switch on the NetFPGA platform , 2008, ANCS '08.
[3] Gordon J. Brebner,et al. High-Speed Packet Processing using Reconfigurable Computing , 2014, IEEE Micro.