High-Throughput Online Hash Table on FPGA
暂无分享,去创建一个
[1] Viktor K. Prasanna,et al. High-Performance Pipelined Architecture for Tree-Based IP Lookup Engine on FPGA , 2013, 2013 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum.
[2] Viktor K. Prasanna,et al. Compact Hash Tables for High-Performance Traffic Classification on Multi-core Processors , 2014, 2014 IEEE 26th International Symposium on Computer Architecture and High Performance Computing.
[3] Larry Carter,et al. Universal classes of hash functions (Extended Abstract) , 1977, STOC '77.
[4] Jan Korenek,et al. Fast and scalable packet classification using perfect hash functions , 2009, FPGA '09.
[5] Masanori Bando,et al. FlashLook: 100-Gbps hash-tuned route lookup architecture , 2009, 2009 International Conference on High Performance Switching and Routing.
[6] George Varghese,et al. New directions in traffic measurement and accounting , 2002, CCRV.
[7] Gustavo Alonso,et al. A flexible hash table design for 10GBPS key-value stores on FPGAS , 2013, 2013 23rd International Conference on Field programmable Logic and Applications.
[8] Graham Cormode,et al. An improved data stream summary: the count-min sketch and its applications , 2004, J. Algorithms.
[9] M. V. Ramakrishna,et al. Efficient Hardware Hashing Functions for High Performance Computers , 1997, IEEE Trans. Computers.
[10] Viktor K. Prasanna,et al. Data Structure Optimization for Power- Efficient IP Lookup Architectures , 2013, IEEE Transactions on Computers.
[11] Gordon J. Brebner,et al. 400 Gb/s Programmable Packet Parsing on a Single FPGA , 2011, 2011 ACM/IEEE Seventh Symposium on Architectures for Networking and Communications Systems.