Design of a High-Throughput Sliding Block Viterbi Decoder for IEEE 802.11ac WLAN Systems

[1]  Teresa H. Meng,et al.  A 140-Mb/s, 32-state, radix-4 Viterbi decoder , 1992 .

[2]  Guanghui He,et al.  Design and Implementation of Flexible Dual-Mode Soft-Output MIMO Detector With Channel Preprocessing , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  Sergei Sawitzki,et al.  Design Space Exploration of Hard-Decision Viterbi Decoding: Algorithm and VLSI Implementation , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Keshab K. Parhi.  An improved pipelined MSB-first add-compare select unit structure for Viterbi decoders , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  L. R. Carley,et al.  A 110 MHz 350 mW 0.6 /spl mu/m CMOS 16-state generalized-target Viterbi detector for disk drive read channels , 1999 .

[6]  Hsie-Chia Chang,et al.  Design of a power-reduction Viterbi decoder for WLAN applications , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  Gerhard Fettweis,et al.  High-Rate Viterbi Processor: A Systolic Array Solution , 1990, IEEE J. Sel. Areas Commun..

[8]  Teresa H. Meng,et al.  A 1-Gb/s, four-state, sliding block Viterbi decoder , 1997, IEEE J. Solid State Circuits.

[9]  B. Nikolic,et al.  500 Mb/s soft output Viterbi decoder , 2002, Proceedings of the 28th European Solid-State Circuits Conference.

[10]  Gerhard Fettweis,et al.  Feedforward architectures for parallel viterbi decoding , 1991, J. VLSI Signal Process..

[11]  Gerhard Fettweis,et al.  A CMOS IC for Gb/s Viterbi decoding: system design and VLSI implementation , 1996, IEEE Trans. Very Large Scale Integr. Syst..