Dynamic Co-allocation of Level One Caches
暂无分享,去创建一个
[1] Frank Vahid,et al. A highly configurable cache architecture for embedded systems , 2003, 30th Annual International Symposium on Computer Architecture, 2003. Proceedings..
[2] James E. Smith,et al. A first-order superscalar processor model , 2004, Proceedings. 31st Annual International Symposium on Computer Architecture, 2004..
[3] G. Edward Suh,et al. A new memory monitoring scheme for memory-aware scheduling and partitioning , 2002, Proceedings Eighth International Symposium on High Performance Computer Architecture.
[4] Jaejin Lee,et al. Using prime numbers for cache indexing to eliminate conflict misses , 2004, 10th International Symposium on High Performance Computer Architecture (HPCA'04).
[5] André Seznec,et al. Semi-unified Caches , 1993, 1993 International Conference on Parallel Processing - ICPP'93.
[6] David A. Wood,et al. Adaptive cache compression for high-performance processors , 2004, Proceedings. 31st Annual International Symposium on Computer Architecture, 2004..
[7] Todd M. Austin,et al. The SimpleScalar tool set, version 2.0 , 1997, CARN.
[8] Rajeev Balasubramonian,et al. Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures , 2000, MICRO 33.
[9] James E. Smith,et al. Data Cache Prefetching Using a Global History Buffer , 2004, 10th International Symposium on High Performance Computer Architecture (HPCA'04).
[10] Jun Yang,et al. Frequent value compression in data caches , 2000, MICRO 33.
[11] Peter J. Denning,et al. The working set model for program behavior , 1968, CACM.
[12] Brad Calder,et al. Automatically characterizing large scale program behavior , 2002, ASPLOS X.
[13] Norman P. Jouppi,et al. Reconfigurable caches and their application to media processing , 2000, Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201).