Lowering Error Floors Using Dithered Belief Propagation

We propose dithered belief propagation decoding algorithms to reduce the number of decoding failures of a belief propagation decoder and lower the error floor. The random nature of the algorithms enables a low hardware complexity compared to previously reported techniques. We introduce two dithering methods that target check node operations and channel input values, respectively. We present simulation results that confirm the error rate gains in the floor region, and that relate those gains with the maximum number of decoding iterations. The results show that the first algorithm can achieve good error rate gains with a low iteration limit. For the second algorithm, results show that with a large iteration limit, high FER gains are possible. Furthermore the average time complexity remains the same as that of a standard belief propagation algorithm.

[1]  Shu Lin,et al.  A class of low-density parity-check codes constructed based on Reed-Solomon codes with two information symbols , 2003, IEEE Communications Letters.

[2]  Shie Mannor,et al.  A Relaxed Half-Stochastic Iterative Decoder for LDPC Codes , 2009, GLOBECOM 2009 - 2009 IEEE Global Telecommunications Conference.

[3]  N. Varnica,et al.  Improvements in belief-propagation decoding based on averaging information from decoder and correction of clusters of nodes , 2006, IEEE Communications Letters.

[4]  Evangelos Eleftheriou,et al.  Regular and irregular progressive edge-growth tanner graphs , 2005, IEEE Transactions on Information Theory.

[5]  Aleksandar Kavcic,et al.  Augmented Belief-Propagation Decoding of Low-Density Parity-Check Codes , 2006, IEEE Transactions on Communications.

[6]  Jinghu Chen,et al.  Near optimum universal belief propagation based decoding of low-density parity check codes , 2002, IEEE Trans. Commun..

[7]  Amir H. Banihashemi,et al.  Decoding low-density parity-check codes with probabilistic scheduling , 2001, IEEE Communications Letters.

[8]  David J. C. MacKay,et al.  Encyclopedia of Sparse Graph Codes , 1999 .

[9]  William E. Ryan,et al.  Low-floor decoders for LDPC codes , 2009, IEEE Transactions on Communications.

[10]  Hans-Andrea Loeliger,et al.  On mismatch errors in analog-VLSI error correcting decoders , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[11]  Lara Dolecek,et al.  Analysis of Absorbing Sets for Array-Based LDPC Codes , 2007, 2007 IEEE International Conference on Communications.

[12]  Robert G. Gallager,et al.  Low-density parity-check codes , 1962, IRE Trans. Inf. Theory.

[13]  X. Jin Factor graphs and the Sum-Product Algorithm , 2002 .

[14]  Abbas Yongaçoglu,et al.  On the Dynamics of Analog Min-Sum Iterative Decoders: An Analytical Approach , 2010, IEEE Trans. Commun..

[15]  Hideki Imai,et al.  Reduced complexity iterative decoding of low-density parity check codes based on belief propagation , 1999, IEEE Trans. Commun..

[16]  Thomas J. Richardson,et al.  Error Floors of LDPC Codes , 2003 .