Domain-Speci fi c Modeling for Rapid System-Wide Energy Estimation of Recon fi gurable Architectures
暂无分享,去创建一个
Viktor K. Prasanna | Ju-wook Jang | Sumit Mohanty | V. Prasanna | Seonil Choi | Sumit Mohanty | Ju-wook Jang | S. Choi
[1] Viktor K. Prasanna,et al. On Synthesizing Optimal Family of Linear Systolic Arrays for Matrix Multiplication , 1991, IEEE Trans. Computers.
[2] Sujit Dey,et al. High-Level Power Analysis and Optimization , 1997 .
[3] Li Shang,et al. High-level power modeling of CPLDs and FPGAs , 2001, Proceedings 2001 IEEE International Conference on Computer Design: VLSI in Computers and Processors. ICCD 2001.
[4] Gaetano Borriello,et al. ipChinook: an integrated IP-based design framework for distributed embedded systems , 1999, DAC '99.
[5] Viktor K. Prasanna,et al. A model-based methodology for application specific energy efficient data path design using FPGAs , 2002, Proceedings IEEE International Conference on Application- Specific Systems, Architectures, and Processors.
[6] Eike Schmidt,et al. System level optimization and design space exploration for low power , 2001, International Symposium on System Synthesis (IEEE Cat. No.01EX526).
[7] Viktor K. Prasanna,et al. Rapid design space exploration of heterogeneous embedded systems using symbolic search and multi-granular simulation , 2002, LCTES/SCOPES '02.
[8] Trevor N. Mudge,et al. Power: A First-Class Architectural Design Constraint , 2001, Computer.
[9] Viktor K. Prasanna,et al. Energy-Efficient Matrix Multiplication on FPGAs , 2002, FPL.
[10] Luca Benini,et al. Regression-based RTL power modeling , 2000, TODE.
[11] Viktor K. Prasanna,et al. A hierarchical simulation framework for application development on system-on-chip architectures , 2001, Proceedings 14th Annual IEEE International ASIC/SOC Conference (IEEE Cat. No.01TH8558).
[12] H. T. Kung,et al. I/O complexity: The red-blue pebble game , 1981, STOC '81.
[13] R. John. Linear Statistical Models: An Applied Approach , 1986 .