A Comparative Study of Performance of AES Final Candidates Using FPGAs
暂无分享,去创建一个
José D. P. Rolim | Viktor K. Prasanna | Andreas Dandalis | V. Prasanna | Andreas Dandalis | J. Rolim
[1] A. El Gamal,et al. Architecture of field-programmable gate arrays , 1993, Proc. IEEE.
[2] Jonathan Rose,et al. FPGA and CPLD Architectures: A Tutorial , 1996, IEEE Des. Test Comput..
[3] IEEE Design & Test of Computers , 1996, IEEE Design & Test of Computers.
[4] 염흥렬,et al. [서평]「Applied Cryptography」 , 1997 .
[5] Vincent Rijmen,et al. The Block Cipher BKSQ , 1998, CARDIS.
[6] B. Schneier. Twofish : A 128-bit block cipher , 1998 .
[7] Ross Anderson,et al. Serpent: A Proposal for the Advanced Encryption Standard , 1998 .
[8] Viktor K. Prasanna,et al. Dynamic precision management for loop computations on reconfigurable architectures , 1999, Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines (Cat. No.PR00375).
[9] Domain Speci c Mapping for Solving Graph Problems on Recon gurable Devices ? , 1999 .
[10] Dennis Fowler. Virtual Private Networks: Making the Right Connection , 1999 .
[11] Shai Halevi,et al. MARS - a candidate cipher for AES , 1999 .
[12] Seth Copen Goldstein,et al. A High-Performance Flexible Architecture for Cryptography , 1999, CHES.
[13] Bruce Schneier,et al. Performance Comparison of the AES Submissions , 1999 .
[14] Christof Paar,et al. An FPGA implementation and performance evaluation of the Serpent block cipher , 2000, FPGA '00.
[15] Lawrence E. Bassham. Efficiency Testing of ANSI C Implementations of Round 2 Candidate Algorithms for the Advanced Encryption Standard , 2000, AES Candidate Conference.
[16] Kazumaro Aoki,et al. Fast Implementations of AES Candidates , 2000, AES Candidate Conference.
[17] Bryan Weeks,et al. Hardware Performance Simulations of Round 2 Advanced Encryption Standard Algorithms , 2000, AES Candidate Conference.
[18] Christof Paar,et al. An FPGA Implementation and Performance Evaluation of the AES Block Cipher Candidate Algorithm Finalists , 2000, AES Candidate Conference.
[19] Kris Gaj,et al. Comparison of the Hardware Performance of the AES Candidates Using Reconfigurable Hardware , 2000, AES Candidate Conference.
[20] Christof Paar,et al. An FPGA-based performance evaluation of the AES block cipher candidate algorithm finalists , 2001, IEEE Trans. Very Large Scale Integr. Syst..