An Algorithm Designer's Workbench for Platform FPGA's
暂无分享,去创建一个
[1] Viktor K. Prasanna,et al. On Synthesizing Optimal Family of Linear Systolic Arrays for Matrix Multiplication , 1991, IEEE Trans. Computers.
[2] Viktor K. Prasanna,et al. Energy-Efficient Matrix Multiplication on FPGAs , 2002, FPL.
[3] Ramachandran Vaidyanathan,et al. Adaptive image filtering using run-time reconfiguration , 2003, Proceedings International Parallel and Distributed Processing Symposium.
[4] Gabor Karsai,et al. The Generic Modeling Environment , 2001 .
[5] David Robinson,et al. A Hardwar/Software Co-design Environment for Reconfigurable Logic Systems , 1998, FPL.
[6] Viktor K. Prasanna,et al. Domain-Specific Modeling for Rapid System-Wide Energy Estimation of Reconfigurable Architectures , 2002 .
[7] Daniel D. Gajski,et al. C/C++ Based System Design Flow using SpecC, VCC and SystemC , 2003 .
[8] Viktor K. Prasanna,et al. A model-based methodology for application specific energy efficient data path design using FPGAs , 2002, Proceedings IEEE International Conference on Application- Specific Systems, Architectures, and Processors.