Performance modeling of reconfigurable SoC architectures and energy-efficient mapping of a class of application
暂无分享,去创建一个
[1] K. J. Ray Liu,et al. Software radio architecture with smart antennas: a tutorial on algorithms and complexity , 1999, IEEE J. Sel. Areas Commun..
[2] Viktor K. Prasanna,et al. Rapid design space exploration of heterogeneous embedded systems using symbolic search and multi-granular simulation , 2002, LCTES/SCOPES '02.
[3] Li Shang,et al. Dynamic power consumption in Virtex™-II FPGA family , 2002, FPGA '02.
[4] Wayne Luk,et al. Modelling and optimising run-time reconfigurable systems , 1996, 1996 Proceedings IEEE Symposium on FPGAs for Custom Computing Machines.
[5] Mike Peattie. Two Flows for Partial Reconfiguration: Module Based or Small Bit Manipulations , 2000 .
[6] Chris Dick. THE PLATFORM FPGA: ENABLING THE SOFTWARE RADIO , 2002 .
[7] S. Haykin,et al. Adaptive Filter Theory , 1986 .
[8] Viktor K. Prasanna,et al. Domain-Specific Modeling for Rapid System-Wide Energy Estimation of Reconfigurable Architectures , 2002 .
[9] Sujit Dey,et al. High-Level Power Analysis and Optimization , 1997 .
[10] Frank Vahid,et al. Improving Software Performance with Configurable Logic , 2002, Des. Autom. Embed. Syst..
[11] Viktor K. Prasanna,et al. Mapping Loops onto Reconfigurable Architectures , 1998, FPL.
[12] Viktor K. Prasanna,et al. Energy-efficient signal processing using FPGAs , 2003, FPGA '03.