A computationally efficient engine for flexible intrusion detection
暂无分享,去创建一个
[1] Martin Roesch,et al. SNORT: The Open Source Network Intrusion Detection System 1 , 2002 .
[2] William H. Mangione-Smith,et al. Deep packet filter with dedicated logic and read only memories , 2004, 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines.
[3] John W. Lockwood,et al. Implementation of a content-scanning module for an Internet firewall , 2003, 11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 2003. FCCM 2003..
[4] John W. Lockwood,et al. Deep packet inspection using parallel Bloom filters , 2003, 11th Symposium on High Performance Interconnects, 2003. Proceedings..
[5] Ronald L. Rivest,et al. Introduction to Algorithms , 1990 .
[6] Viktor K. Prasanna,et al. Fast Regular Expression Matching Using FPGAs , 2001, The 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'01).
[7] Viktor K. Prasanna,et al. Automatic Synthesis of Efficient Intrusion Detection Systems on FPGAs , 2006, IEEE Trans. Dependable Secur. Comput..
[8] Patrick W. Dowd,et al. Network Security: It's Time to Take It Seriously (Guest Editors' Introduction) , 1998, Computer.
[9] Viktor K. Prasanna,et al. Time and area efficient pattern matching on FPGAs , 2004, FPGA '04.
[10] Steve Poole,et al. Granidt: Towards Gigabit Rate Network Intrusion Detection Technology , 2002, FPL.
[11] Viktor K. Prasanna,et al. String matching on multicontext FPGAs using self-reconfiguration , 1999, FPGA '99.
[12] Dionisios N. Pnevmatikatos,et al. Fast, Large-Scale String Match for a 10Gbps FPGA-Based Network Intrusion Detection System , 2003, FPL.
[13] Viktor K. Prasanna,et al. Automated Incremental Design of Flexible Intrusion Detection Systems on FPGAs , 2005 .
[14] Alok N. Choudhary,et al. Exploring Area/Delay Tradeoffs in an AES FPGA Implementation , 2004, FPL.
[15] William H. Mangione-Smith,et al. Specialized Hardware for Deep Network Packet Filtering , 2002, FPL.
[16] Dionisios N. Pnevmatikatos,et al. Pre-decoded CAMs for efficient and high-speed NIDS pattern matching , 2004, 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines.
[17] Christopher R. Clark,et al. Scalable pattern matching for high speed networks , 2004, 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines.
[18] Charles E. Leiserson,et al. Retiming synchronous circuitry , 1988, Algorithmica.
[19] Brad L. Hutchings,et al. Assisting network intrusion detection with reconfigurable hardware , 2002, Proceedings. 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines.
[20] Ramachandran Vaidyanathan,et al. Dynamic reconfiguration - architectures and algorithms , 2003, Series in computer science.
[21] Viktor K. Prasanna,et al. Automatic Synthesis of Efficient Intrusion Detection Systems on FPGAs , 2004, IEEE Transactions on Dependable and Secure Computing.
[22] Gokhan Memik,et al. Flow Monitoring in High-Speed Networks with 2D Hash Tables , 2004, FPL.
[23] Hossam ElGindy,et al. Dynamic scheduling of tasks on partially reconfigurable FPGAs , 2000 .
[24] Donald E. Knuth,et al. Fast Pattern Matching in Strings , 1977, SIAM J. Comput..