Enhanced heuristic for multichannel optimization in gate array layout
暂无分享，去创建一个
Abstract Enhancements to the multichannel optimization heuristic proposed by Aoshima and Kuh 1 for gate array layout are presented. These enhancements result from the introduction of spacing and windowing concepts.
[1] Ronald L. Rivest,et al. A "Greedy" Channel Router , 1982, DAC 1982.
[2] Ellis Horowitz,et al. Fundamentals of Computer Algorithms , 1978 .
[3] David N. Deutsch. A “DOGLEG” channel router , 1976, DAC 1976.
[4] Toru Chiba,et al. A Placement Algorithm for Polycell LSI and its Evaluation , 1982, DAC 1982.