Optimal Dynamic Data Layouts for 2D FFT on 3D Memory Integrated FPGA
暂无分享,去创建一个
[1] Peter Pirsch,et al. Using SDRAMs for two-dimensional accesses of long 2n × 2m-point FFTs and transposing , 2011, 2011 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation.
[2] Viktor K. Prasanna,et al. Energy efficient parameterized FFT architecture , 2013, 2013 23rd International Conference on Field programmable Logic and Applications.
[3] Viktor K. Prasanna,et al. Performance Modeling of Matrix Multiplication on 3D Memory Integrated FPGA , 2015, 2015 IEEE International Parallel and Distributed Processing Symposium Workshop.
[4] Viktor K. Prasanna,et al. High throughput energy efficient parallel FFT architecture on FPGAs , 2013, 2013 IEEE High Performance Extreme Computing Conference (HPEC).
[5] Viktor K. Prasanna,et al. Energy and Memory Efficient Mapping of Bitonic Sorting on FPGA , 2015, FPGA.
[6] Narayanan Vijaykrishnan,et al. FPGA Architecture for 2D Discrete Fourier Transform Based on 2D Decomposition for Large-sized Data , 2009, 2009 IEEE Workshop on Signal Processing Systems.
[7] Franz Franchetti,et al. A 3D-stacked logic-in-memory accelerator for application-specific data intensive computing , 2013, 2013 IEEE International 3D Systems Integration Conference (3DIC).
[8] Viktor K. Prasanna,et al. DRAM Row Activation Energy Optimization for Stride Memory Access on FPGA-Based Systems , 2015, ARC.
[9] Ali Akoglu,et al. A power efficient reconfigurable system-in-stack: 3D integration of accelerators, FPGAs, and DRAM , 2014, 2014 27th IEEE International System-on-Chip Conference (SOCC).
[10] Chunming Zhang,et al. Accelerating 2D FFT with Non-Power-of-Two Problem Size on FPGA , 2010, 2010 International Conference on Reconfigurable Computing and FPGAs.
[11] Viktor K. Prasanna,et al. Dynamic data layouts for cache-conscious implementation of a class of signal transforms , 2004, IEEE Transactions on Signal Processing.
[12] Hong Ren Wu,et al. The structure of vector radix fast Fourier transforms , 1989, IEEE Trans. Acoust. Speech Signal Process..
[13] Franz Franchetti,et al. Memory Bandwidth Efficient Two-Dimensional Fast Fourier Transform Algorithm and Implementation for Large Problem Sizes , 2012, 2012 IEEE 20th International Symposium on Field-Programmable Custom Computing Machines.
[14] Shreyas G. Singapura,et al. Towards Performance Modeling of 3D Memory Integrated FPGA Architectures , 2015, ARC.
[15] Viktor K. Prasanna,et al. Energy-efficient architecture for stride permutation on streaming data , 2013, 2013 International Conference on Reconfigurable Computing and FPGAs (ReConFig).