An enhanced simulated annealing algorithm for extracting electronic component model parameters
暂无分享,去创建一个
[1] A. Materka,et al. Compact DC model of GaAs FETs for large-signal computer calculation , 1983, IEEE Journal of Solid-State Circuits.
[2] W. Curtice,et al. A Nonlinear GaAs FET Model for Use in the Design of Output Circuits for Power Amplifiers , 1985 .
[3] Patrick Siarry,et al. An association of simulated annealing and electrical simulator SPICE-PAC for learning of analog neural networks , 1993, 1993 European Conference on Design Automation with the European Event in ASIC Design.
[4] Edward E. Slaminka,et al. An evaluating of the Sniffer global optimization algorithm using standard test functions , 1992 .
[5] T. Kacprzak,et al. Computer Calculation of Large-Signal GaAs FET Amplifier Characteristics , 1985 .
[6] Emile H. L. Aarts,et al. Simulated Annealing: Theory and Applications , 1987, Mathematics and Its Applications.
[7] A. C. Tsoi,et al. Improved Simulated Annealing Technique , 1988, Proceedings of the 1988 IEEE International Conference on Systems, Man, and Cybernetics.
[8] Steven G. Louie,et al. A Monte carlo simulated annealing approach to optimization over continuous variables , 1984 .
[9] C. D. Gelatt,et al. Optimization by Simulated Annealing , 1983, Science.