Comparative Performance Analysis of Single Bus Multiprocessor Architectures

Markovian models are developed for the performance analysis and comparison of several single bus multiprocessor architectures. Processors are assumed to cooperate in a message passing fashion, and messages are exchanged through common memory areas. Four architectures are considered in this paper which differ in the location of the common memory modules. Contention for shared resources is modeled and the corresponding efficiency loss is studied. Numerical results are obtained for the processing power of each architecture, introducing simplifying assumptions that allow a compact Markovian system description.

[1]  Alan Jay Smith,et al.  Interference in multiprocessor computer systems with interleaved memory , 1976, CACM.

[2]  Leonard Kleinrock,et al.  Theory, Volume 1, Queueing Systems , 1975 .

[3]  P. J. Willis.  Derivation and comparison of multiprocessor contention measures , 1978 .

[4]  Sheldon S. L. Chang.  Multiple-Read Single-Write Memory and Its Applications , 1980, IEEE Transactions on Computers.

[5]  CORNELIS H. HOOGENDOORN.  A General Model for Memory Interference in Multiprocessors , 1977, IEEE Transactions on Computers.

[6]  Samuel H. Fuller,et al.  Cm*: a modular, multi-microprocessor , 1977, AFIPS '77.

[7]  Francesco Gregoretti,et al.  Memory interference models for a multi-microprocessor system with a shared bus and a single external common memory , 1981 .

[8]  Jeffrey P. Buzen,et al.  Accuracy of Exponential Assumptions in Closed Queueing Models , 1977, Int. CMG Conference.

[9]  Dileep Bhandarkar,et al.  Analysis of Memory Interference in Multiprocessors , 1975, IEEE Transactions on Computers.

[10]  Gordon Bell,et al.  C.mmp: a multi-mini-processor , 1972, AFIPS '72 (Fall, part II).

[11]  Hwa C. Torng,et al.  On the Analysis of Memory Conflicts and Bus Contentions in a Multiple-Microprocessor System , 1979, IEEE Transactions on Computers.

[12]  Adarshpal S. Sethi,et al.  Interference in Multiprocessor Systems with Localized Memory Access Probabilities , 1979, IEEE Transactions on Computers.

[13]  Kenneth J. Thurber,et al.  A systematic approach to the design of digital bussing structures , 1972, AFIPS '72 (Fall, part II).

[14]  Marco Ajmone Marsan,et al.  Markov Models for Multiple Bus Multiprocessor Systems , 1982, IEEE Transactions on Computers.

[15]  John G. Kemeny,et al.  Finite Markov Chains. , 1960 .