Hardware requirements for neural network pattern classifiers: a case study and implementation

A special-purpose chip, optimized for computational needs of neural networks and performing over 2000 multiplications and additions simultaneously, is described. Its data path is particularly suitable for the convolutional architectures typical in pattern classification networks but can also be configured for fully connected or feedback topologies. A development system permits rapid prototyping of new applications and analysis of the impact of the specialized hardware on system performance. The power and flexibility of the processor are demonstrated with a neural network for handwritten character recognition containing over 133000 connections.<<ETX>>

[1]  James L. McClelland,et al.  Parallel distributed processing: explorations in the microstructure of cognition, vol. 1: foundations , 1986 .

[2]  S. P. Pekarich,et al.  The DSP32C: AT&Ts second generation floating point digital signal processor , 1988, IEEE Micro.

[3]  P. A. Ruetz,et al.  The architectures and design of a 20-MHz real-time DSP chip set , 1989 .

[4]  Lawrence D. Jackel,et al.  Handwritten Digit Recognition with a Back-Propagation Network , 1989, NIPS.

[5]  J. Nadal,et al.  Learning in feedforward layered networks: the tiling algorithm , 1989 .

[6]  Geoffrey E. Hinton,et al.  Phoneme recognition using time-delay neural networks , 1989, IEEE Trans. Acoust. Speech Signal Process..

[7]  H.P. Graf,et al.  A reconfigurable CMOS neural network , 1990, 1990 37th IEEE International Conference on Solid-State Circuits.

[8]  Robert B. Allen,et al.  Relaxation Networks for Large Supervised Learning Problems , 1990, NIPS.

[9]  Bernard Widrow,et al.  Sensitivity of feedforward neural networks to weight errors , 1990, IEEE Trans. Neural Networks.

[10]  Y. Le Cun,et al.  VLSI implementations of electronic neural networks: an example in character recognition , 1990, 1990 IEEE International Conference on Systems, Man, and Cybernetics Conference Proceedings.

[11]  E. Sackinger,et al.  An Analog Neural Network Processor With Programmable Network Topology , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[12]  Isabelle Guyon,et al.  Design of a neural network character recognizer for a touch terminal , 1991, Pattern Recognit..