Synthesis of VLSI architectures for tree-structured image coding

We propose VLSI architectures for implementing tree-structured image coding algorithms. A simple data partitioning and mapping technique is used for each processor to have a balanced work load and to work independently of each other. This technique leads to a simple memory access and processor architecture. The proposed parallel architecture has a high throughput rate and is area efficient. It can also be used to realize low-power designs.