Space-efficient Mapping of 2D-DCT onto Dynamically Configurable Coarse-Grained Architectures
暂无分享,去创建一个
[1] Jan M. Rabaey,et al. A reconfigurable multiprocessor IC for rapid prototyping of algorithmic-specific high-speed DSP data paths , 1992 .
[2] Anil K. Jain. Fundamentals of Digital Image Processing , 2018, Control of Color Imaging Systems.
[3] Viktor K. Prasanna,et al. Mapping homogeneous computations onto dynamically configurable coarse-grained architectures , 1998, Proceedings. IEEE Symposium on FPGAs for Custom Computing Machines (Cat. No.98TB100251).
[4] Darren C. Cronquist,et al. Rapid a Conngurable Computing Architecture for Compute-intensive Applications Rapid -a Conngurable Computing Architecture for Compute-intensive Applications , 1996 .
[5] Viktor K. Prasanna,et al. Mapping Loops onto Reconfigurable Architectures , 1998, FPL.
[6] Viktor K. Prasanna,et al. Parallel object recognition on an FPGA-based configurable computing platform , 1997, Proceedings Fourth IEEE International Workshop on Computer Architecture for Machine Perception. CAMP'97.
[7] Viktor K. Prasanna,et al. Fast parallel implementation of DFT using configurable devices , 1997, FPL.
[8] Vivek Sarkar,et al. Baring it all to Software: The Raw Machine , 1997 .