Energy-efficient hardware/software co-synthesis for a class of applications on reconfigurable SoCs

There are many different ways that an application is executed on a Reconfigurable System-on-a-Chip (RSoC). They can significantly impact the overall system energy dissipation. In this paper, we propose a three-step design process for application synthesis using RSoCs. We develop (a) a performance model to abstract a general class of RSoC architectures for application development, (b) a mathematical formulation of the energy-efficient synthesis problem for a class of applications and (c) a dynamic programming algorithm that minimises the system energy dissipation. Using the proposed design process, reduction in energy dissipation ranging from 41% to 54% is observed in our experiments.

[1]  S. Haykin,et al.  Adaptive Filter Theory , 1986 .

[2]  Wayne Luk,et al.  Modelling and optimising run-time reconfigurable systems , 1996, 1996 Proceedings IEEE Symposium on FPGAs for Custom Computing Machines.

[3]  Sujit Dey,et al.  High-Level Power Analysis and Optimization , 1997 .

[4]  K. J. Ray Liu,et al.  Software radio architecture with smart antennas: a tutorial on algorithms and complexity , 1999, IEEE J. Sel. Areas Commun..

[5]  Mike Peattie.  Two Flows for Partial Reconfiguration: Module Based or Small Bit Manipulations , 2000 .

[6]  Juanjo Noguera,et al.  A HW/SW partitioning algorithm for dynamically reconfigurable architectures , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[7]  Yuan Xie,et al.  Allocation and scheduling of conditional task graph in hardware/software co-synthesis , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[8]  Chris Dick.  THE PLATFORM FPGA: ENABLING THE SOFTWARE RADIO , 2002 .

[9]  Viktor K. Prasanna,et al.  Domain-Specific Modeling for Rapid System-Wide Energy Estimation of Reconfigurable Architectures , 2002 .

[10]  Sarma B. K. Vrudhula,et al.  Hardware-software bipartitioning for dynamically reconfigurable systems , 2002, Proceedings of the Tenth International Symposium on Hardware/Software Codesign. CODES 2002 (IEEE Cat. No.02TH8627).

[11]  Frank Vahid,et al.  Improving Software Performance with Configurable Logic , 2002, Des. Autom. Embed. Syst..

[12]  Viktor K. Prasanna,et al.  A hierarchical approach for energy efficient application design using heterogeneous embedded systems , 2003, CASES '03.

[13]  Viktor K. Prasanna,et al.  Energy-efficient signal processing using FPGAs , 2003, FPGA '03.

[14]  Viktor K. Prasanna,et al.  Parameterized and energy efficient adaptive beamforming on FPGAs using MATLAB/Simulink , 2004, 2004 IEEE International Conference on Acoustics, Speech, and Signal Processing.