Models and Algorithms for Hyperreconfigurable Hardware
暂无分享,去创建一个
[1] Jürgen Teich,et al. (Self-)reconfigurable finite state machines: theory and implementation , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.
[2] Udo Kebschull,et al. Virtual Hardware Byte Code as a Design Platform for Reconfigurable Embedded Systems , 2003, DATE.
[3] Martin Middendorf,et al. On the design of two-level reconfigurable architectures , 2005, 2005 International Conference on Reconfigurable Computing and FPGAs (ReConFig'05).
[4] Martin Middendorf,et al. Hyperreconfigurable Architectures as Flexible Control Systems , 2004, ARCS Workshops.
[5] Viktor K. Prasanna,et al. Configuration compression for FPGA-based embedded systems , 2001, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[6] Martin Middendorf,et al. Multi task hyperreconfigurable architectures: models and reconfiguration problems , 2005, Int. J. Embed. Syst..
[7] Martin Middendorf,et al. Cache Architectures for Reconfigurable Hardware , 2006, ERSA.
[8] Tulika Mitra,et al. Configuration bitstream compression for dynamically reconfigurable FPGAs , 2004, ICCAD 2004.
[9] Martin Middendorf,et al. Design Aspects of Multi-level Reconfigurable Architectures , 2008, J. Signal Process. Syst..
[10] Marco Platzner,et al. Dynamically Reconfigurable Systems - Architectures, Design Methods and Applications , 2010, Dynamically Reconfigurable Systems.
[11] Usama Malik,et al. Configuration Encoding Techniques for Fast FPGA Reconfiguration , 2006 .
[12] M. Middendorf,et al. On the Reconfiguration Costs of Models for Partially Reconfigurable FPGAs , 2008, 2008 4th Southern Conference on Programmable Logic.
[13] Martin Middendorf,et al. The Partition into Hypercontexts Problem for Hyperreconfigurable Architectures , 2004, FPL.
[14] Dinesh Bhatia,et al. On metrics for comparing routability estimation methods for FPGAs , 2002, DAC '02.
[15] Oliver Diessel,et al. The Entropy of FPGA Reconfiguration , 2006, 2006 International Conference on Field Programmable Logic and Applications.
[16] Martin Middendorf,et al. Granularity aspects for the design of multi-level reconfigurable architectures , 2006, 2006 IEEE International Conference on Field Programmable Technology.
[17] Martin Middendorf,et al. Models and reconfiguration problems for multi task hyperreconfigurable architectures , 2004, 18th International Parallel and Distributed Processing Symposium, 2004. Proceedings..
[18] Martin Middendorf,et al. Hyperreconfigurable architectures for fast run time reconfiguration , 2004, 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines.
[19] Jürgen Teich,et al. Platform-independent methodology for partial reconfiguration , 2004, CF '04.
[20] Martin Middendorf,et al. Hyperreconfigurable architectures and the partition into hypercontexts problem , 2005, J. Parallel Distributed Comput..
[21] Zhiyuan Li,et al. Configuration compression for the Xilinx XC6200 FPGA , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[22] Viktor K. Prasanna,et al. A Self-Reconfigurable Gate Array Architecture , 2000, FPL.
[23] Andreas Dandalis,et al. Efficient Self-Reconfigurable Implementations Using On-chip Memory , 2000, FPL.
[24] Scott Hauck,et al. Reconfigurable computing: a survey of systems and software , 2002, CSUR.
[25] Martin Middendorf,et al. Multi-level reconfigurable architectures in the switch model , 2006, IPDPS.
[26] Martin Middendorf,et al. SPP1148 booth: Hyperreconfigurable architectures , 2008, 2008 International Conference on Field Programmable Logic and Applications.