23.9 An 8-channel 4.5Gb 180GB/s 18ns-row-latency RAM for the last level cache
暂无分享,去创建一个
Wei Wu | Zhe Wang | Ding-Ming Kwai | Shih-Lien Lu | Shigeki Tomishima | Chien-Chih Huang | Chun-Wei Lo | Ming-Hung Wang | Jenn-Shiang Lai | Yung-Fa Chou | Chun-Kai Wang | Wen-Pin Hsu | Yung-Ching Hsieh | Chi-Kang Chen | Patrick Stolt | Tah-Kang Joseph Ting | Gyh-Bin Wang | Chun-Peng Wu | Li-Chin Tien | Der-Min Yuan
[1] Sehat Sutardja,et al. 1.2 The future of IC design innovation , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.
[2] Umut Arslan,et al. 13.1 A 1Gb 2GHz embedded DRAM in 22nm tri-gate CMOS technology , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).
[3] Kyung Whan Kim,et al. 18.3 A 1.2V 64Gb 8-channel 256GB/s HBM DRAM with peripheral-base-die architecture and small-swing technique on heavy load interface , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).