Energy- and area-efficient parameterized lifting-based 2-D DWT architecture on FPGA

State-of-the-art DWT designs focus on improving hardware utilization and memory efficiency of DWT. In this paper, we consider energy efficiency as the key performance metric. Memory (external memory and on-chip memory) energy dominates the total energy consumption. We propose a DWT architecture with an overlapped block-based image scanning method that optimizes the number of external memory accesses and the on-chip memory size. Using the overlapped block-based scanning method, the required number of external memory accesses of the proposed architecture is reduced by up to 50% when compared with state-of-the-art designs. Besides, the on-chip memory size is also reduced. We implement the proposed architecture on a state-of-the-art FPGA for various image sizes. Our design sustains up to 80.2% of the peak energy efficiency of the device. Compared with the state-of-the-art design, the proposed architecture achieves up to 58.1% energy efficiency improvement.

[1]  Michael A. Isnardi,et al.  ATSC Video and Audio Coding , 2006, Proceedings of the IEEE.

[2]  Ching Chuen Jong,et al.  A Memory-Efficient High-Throughput Architecture for Lifting-Based Multi-Level 2-D DWT , 2013, IEEE Transactions on Signal Processing.

[3]  Keshab K. Parhi,et al.  High-Speed VLSI Implementation of 2-D Discrete Wavelet Transform , 2008, IEEE Transactions on Signal Processing.

[4]  I. Daubechies,et al.  Factoring wavelet transforms into lifting steps , 1998 .

[5]  Liang-Gee Chen,et al.  Analysis and VLSI architecture for 1-D and 2-D discrete wavelet transform , 2005, IEEE Trans. Signal Process..

[6]  Basant K. Mohanty,et al.  Memory Efficient Modular VLSI Architecture for Highthroughput and Low-Latency Implementation of Multilevel Lifting 2-D DWT , 2011, IEEE Transactions on Signal Processing.

[7]  Ching Chuen Jong,et al.  A Memory-Efficient Scalable Architecture for Lifting-Based Discrete Wavelet Transform , 2013, IEEE Transactions on Circuits and Systems II: Express Briefs.

[8]  Gary J. Sullivan,et al.  Overview of the High Efficiency Video Coding (HEVC) Standard , 2012, IEEE Transactions on Circuits and Systems for Video Technology.

[9]  Yeong-Kang Lai,et al.  A high-performance and memory-efficient VLSI architecture with parallel scanning method for 2-D lifting-based discrete wavelet transform , 2009, IEEE Transactions on Consumer Electronics.

[10]  Wei Zhang,et al.  An Efficient VLSI Architecture for Lifting-Based Discrete Wavelet Transform , 2012, IEEE Transactions on Circuits and Systems II: Express Briefs.

[11]  Basant K. Mohanty,et al.  Memory-Efficient High-Speed Convolution-Based Generic Structure for Multilevel 2-D DWT , 2013, IEEE Transactions on Circuits and Systems for Video Technology.

[12]  B. Achiriloaie,et al.  VI REFERENCES , 1961 .

[13]  Stéphane Mallat,et al.  A Theory for Multiresolution Signal Decomposition: The Wavelet Representation , 1989, IEEE Trans. Pattern Anal. Mach. Intell..

[14]  Majid Rabbani,et al.  An overview of the JPEG 2000 still image compression standard , 2002, Signal Process. Image Commun..

[15]  G..  A Theory for Multiresolution Signal Decomposition : The Wavelet Representation , 2004 .

[16]  Basant K. Mohanty,et al.  Area- and Power-Efficient Architecture for High-Throughput Implementation of Lifting 2-D DWT , 2012, IEEE Transactions on Circuits and Systems II: Express Briefs.

[17]  Wenyao Xu,et al.  A single-precision compressive sensing signal reconstruction engine on FPGAs , 2013, 2013 23rd International Conference on Field programmable Logic and Applications.

[18]  Viktor K. Prasanna,et al.  Energy efficient parameterized FFT architecture , 2013, 2013 23rd International Conference on Field programmable Logic and Applications.