Dynamically configurable online statistical flow feature extractor on FPGA

Statistical information of network traffic flows is essential for many network management and security applications in the Internet and data centers. In this work, we propose an architecture for a dynamically configurable online statistical flow feature extractor on FPGA. The proposed architecture computes a set of widely used statistical features of the network traffic flows on-the-fly. We design an application specific data forwarding mechanism to handle data hazards without stalling the pipeline. We prove that our architecture can correctly process any sequence of packets. Users can dynamically configure the feature extractor through run-time parameter. The post place-and-route results on a state-of-the-art FPGA device show that the feature extractor can achieve a throughput of 96 Gbps for supporting 64 K concurrent flows.

[1]  Gordon J. Brebner,et al.  400 Gb/s Programmable Packet Parsing on a Single FPGA , 2011, 2011 ACM/IEEE Seventh Symposium on Architectures for Networking and Communications Systems.

[2]  Graham Cormode,et al.  An improved data stream summary: the count-min sketch and its applications , 2004, J. Algorithms.

[3]  Yan Luo,et al.  High Performance Flow Feature Extraction with Multi-core Processors , 2010, 2010 IEEE Fifth International Conference on Networking, Architecture, and Storage.

[4]  Tilman Wolf,et al.  Securing the data path of next-generation router systems , 2011, Comput. Commun..

[5]  Divesh Srivastava,et al.  Finding Hierarchical Heavy Hitters in Data Streams , 2003, VLDB.

[6]  Carsten Lund,et al.  Online identification of hierarchical heavy hitters: algorithms, evaluation, and applications , 2004, IMC '04.

[7]  Viktor K. Prasanna,et al.  High throughput and programmable online trafficclassifier on FPGA , 2013, FPGA '13.

[8]  George Varghese,et al.  New directions in traffic measurement and accounting , 2002, CCRV.

[9]  A. Nur Zincir-Heywood,et al.  A Preliminary Investigation of Skype Traffic Classification Using a Minimalist Feature Set , 2008, 2008 Third International Conference on Availability, Reliability and Security.

[10]  Viktor K. Prasanna,et al.  Scalable High Throughput and Power Efficient IP-Lookup on FPGA , 2009, 2009 17th IEEE Symposium on Field Programmable Custom Computing Machines.

[11]  Ramesh Govindan,et al.  Scalable Rule Management for Data Centers , 2013, NSDI.