Energy-efficient gear-shift LDPC decoders

In this paper, we present LDPC decoder designs based on gear-shift algorithms, which can use multiple decoding algorithms or update rules over the course of decoding a single frame. By first attempting to decode using low-complexity algorithms, followed by high-complexity algorithms, we increase energy efficiency without sacrificing error correction performance. We present the GSP and IGSP algorithms, and ASIC designs of these algorithms for the 10 Gbps Ethernet (2048,1723) LDPC code. In 65nm CMOS, our pipelined GSP decoder achieves a core area of 5.29mm2, throughput of 88.1 Gbps, and energy efficiency of 39.3 pJ/bit, while our IGSP decoder achieves a core area of 6.00mm2, throughput of 100.3 Gbps, and energy efficiency of 14.6 pJ/bit. Both algorithms achieve error correction performance equivalent to the offset min-sum algorithm. The throughput per unit area and energy efficiency of these decoders improve upon state-of-the-art decoders with comparable error correction performance.

[1]  Masoud Ardakani,et al.  Gear-shift decoding , 2006, IEEE Transactions on Communications.

[2]  Yusuf Leblebici,et al.  A 5.35 mm 2 10GBASE-T Ethernet LDPC decoder chip in 90 nm CMOS , 2010 .

[3]  Heinrich Meyr,et al.  On Complexity, Energy- and Implementation-Efficiency of Channel Decoders , 2010, IEEE Transactions on Communications.

[4]  Shie Mannor,et al.  High-Throughput Energy-Efficient LDPC Decoders Using Differential Binary Message Passing , 2014, IEEE Transactions on Signal Processing.

[5]  Martin J. Wainwright,et al.  An Efficient 10GBASE-T Ethernet LDPC Decoder Design With Low Error Floors , 2010, IEEE Journal of Solid-State Circuits.

[6]  Robert Michael Tanner,et al.  A recursive approach to low complexity codes , 1981, IEEE Trans. Inf. Theory.

[7]  Yusuf Leblebici,et al.  A 5.35 mm2 10GBASE-T Ethernet LDPC decoder chip in 90 nm CMOS , 2010, 2010 IEEE Asian Solid-State Circuits Conference.

[8]  Yeong-Luh Ueng,et al.  Adaptive quantization for low-density-parity-check decoders , 2010, 2010 International Symposium On Information Theory & Its Applications.

[9]  Tinoosh Mohsenin,et al.  A Low-Complexity Message-Passing Algorithm for Reduced Routing Congestion in LDPC Decoders , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[10]  Amir H. Banihashemi,et al.  Dynamics and performance analysis of analog iterative decoding for low-density parity-check (LDPC) codes , 2006, IEEE Transactions on Communications.

[11]  Ajay Dholakia,et al.  Reduced-complexity decoding of LDPC codes , 2005, IEEE Transactions on Communications.

[12]  Shu Lin,et al.  FPGA-based low-complexity high-throughput tri-mode decoder for quasi-cyclic LDPC codes , 2009, 2009 47th Annual Allerton Conference on Communication, Control, and Computing (Allerton).

[13]  Duncan G. Elliott,et al.  Effects of Varying Message Precision in Digit-Online LDPC Decoders , 2012, 2012 IEEE Workshop on Signal Processing Systems.

[14]  Tinoosh Mohsenin,et al.  LDPC Decoder with an Adaptive Wordwidth Datapath for Energy and BER Co-Optimization , 2013, VLSI Design.

[15]  Shie Mannor,et al.  A Min-Sum Iterative Decoder Based on Pulsewidth Message Encoding , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[16]  Frank R. Kschischang,et al.  A bit-serial approximate min-sum LDPC decoder and FPGA implementation , 2006, 2006 IEEE International Symposium on Circuits and Systems.