A Framework for Energy Efficient Design of Multi-rate Applications Using Hybrid Reconfigurable Systems

Hybrid reconfigurable systems integrate DSPs and general purpose processors with an FPGA fabric. These systems may support features such as efficient start-up and shut-down, dynamic voltage scaling, and reconfiguration, that are exploited for energy-efficient application design. Duty cycle is the proportion of time during which a system is operated. Multi-rate applications consist of tasks that execute at different rates. Designing an energy-efficient hybrid reconfigurable system with duty cycle specification that implements a multi-rate application using devices with multiple operating states presents several challenges such as modeling, rapid performance estimation, and efficient design space exploration. We present a design framework that addresses these challenges. Using our framework, we illustrate the design of two energy efficient systems: automated target detection and adaptive beamforming.

[1]  Viktor K. Prasanna,et al.  A hierarchical approach for energy efficient application design using heterogeneous embedded systems , 2003, CASES '03.

[2]  Paul Frank Singer Optimal detector , 2002, SPIE Defense + Commercial Sensing.

[3]  P. van der Wolf,et al.  A Methodology for Architecture Exploration of Heterogeneous Signal Processing Systems , 1999, 1999 IEEE Workshop on Signal Processing Systems. SiPS 99. Design and Implementation (Cat. No.99TH8461).

[4]  E.A. Lee,et al.  Synchronous data flow , 1987, Proceedings of the IEEE.

[5]  Sandeep Neema,et al.  Modeling methodology for integrated simulation of embedded systems , 2003, TOMC.

[6]  Luca Benini,et al.  A survey of design techniques for system-level dynamic power management , 2000, IEEE Trans. Very Large Scale Integr. Syst..