Hierarchical Dependency Graphs: Abstraction and Methodology for Mapping Systolic Array Designs to Multicore Processors
暂无分享,去创建一个
[1] Hui Gao,et al. Parallel and Distributed Processing and Applications , 2005 .
[2] Viktor K. Prasanna,et al. Cache-Friendly implementations of transitive closure , 2007, IEEE PACT.
[3] S. Kung,et al. VLSI Array processors , 1985, IEEE ASSP Magazine.
[4] Sajal K. Das,et al. Book Review: Introduction to Parallel Algorithms and Architectures : Arrays, Trees, Hypercubes by F. T. Leighton (Morgan Kauffman Pub, 1992) , 1992, SIGA.
[5] Jeffrey D Ullma. Computational Aspects of VLSI , 1984 .
[6] Richard M. Karp,et al. The Organization of Computations for Uniform Recurrence Equations , 1967, JACM.
[7] César Torres-Huitzil,et al. Real-time image processing with a compact FPGA-based systolic architecture , 2004, Real Time Imaging.
[8] F. Leighton,et al. Introduction to Parallel Algorithms and Architectures: Arrays, Trees, Hypercubes , 1991 .
[9] Thomas Kailath,et al. Regular iterative algorithms and their implementation on processor arrays , 1988, Proc. IEEE.
[10] Yutaka Akiyama,et al. High Performance 3D Convolution for Protein Docking on IBM Blue Gene , 2007, ISPA.
[11] A. W. M. van den Enden,et al. Discrete Time Signal Processing , 1989 .
[12] H. T. Kung,et al. Systolic Arrays for (VLSI). , 1978 .