CMOS voltage references using lateral bipolar transistors

Two bandgap references are presented which make use of CMOS compatible lateral bipolar transistors. The circuits are designed to be insensitive to the low beta and alpha current gains of these devices. Their accuracy is not degraded by any amplifier offset. The first reference has an intrinsic low output impedance. Experimental results yield an output voltage which is constant within 2 mV, over the commercial temperature range (0 to 70/spl deg/C), when all the circuits of the same batch are trimmed at a single temperature. The load regulation is 3.5 /spl mu/V//spl mu/A, and the power supply rejection ratio (PSRR) at 100 Hz is 60 dB. Measurements on a second reference yield a PSRR of minimum 77 dB at 100 Hz. Temperature behaviour is identical to the first circuit presented. This circuit requires a supply voltage of only 1.7 V.

[1]  J. Michejda,et al.  A precision CMOS bandgap reference , 1984, IEEE Journal of Solid-State Circuits.

[2]  P.R. Gray,et al.  A precision curvature-compensated CMOS bandgap reference , 1983, IEEE Journal of Solid-State Circuits.

[3]  H.J. Oguey,et al.  MOS voltage reference based on polysilicon gate work function difference , 1979, IEEE Journal of Solid-State Circuits.

[4]  Yannis Tsividis,et al.  Bandgap voltage reference sources in CMOS technology , 1982 .

[5]  Eric Vittoz,et al.  A Low-Voltage CMOS Bandgap Reference , 1978, ESSCIRC 78: 4th European Solid State Circuits Conference - Digest of Technical Papers.

[6]  Eric A. Vittoz.  The Design of High-Performance Analog Circuits on Digital CMOS Chips , 1985 .

[7]  E. Vittoz.  MOS transistors operated in the lateral bipolar mode and their application in CMOS technology , 1983, IEEE Journal of Solid-State Circuits.

[8]  Y.P. Tsividis,et al.  A CMOS voltage reference , 1978, IEEE Journal of Solid-State Circuits.

[9]  Y. Tsividis.  Accurate analysis of temperature effects in I/SUB c/V/SUB BE/ characteristics with application to bandgap reference sources , 1980, IEEE Journal of Solid-State Circuits.

[10]  P. Gray,et al.  A programmable CMOS dual channel interface processor , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.