A 200 MHz register-based wave-pipelined 64 M synchronous DRAM

A new register-based wave-pipelined scheme for synchronous DRAMs (SDRAMs) is proposed. In this scheme, (N-1) registers are located between a read data bus line pair and a data output buffer and (N-1) read data are stored in parallel in these registers, where N denotes the CAS latency. Since the column data path is not divided and the read data is transmitted directly to the registers, the burst read operation can easily be achieved at a higher operation frequency without a large area penalty or degradation of an internal timing margin. Measured results show that the 64 M SDRAM based on the register-based wave-pipelined scheme can operate up to 200 MHz.

[1]  Yasuhiro Konishi,et al.  A 100-MHz 4-Mb cache DRAM with fast copy-back scheme , 1992 .

[2]  J. Yamada,et al.  Pipelined, time-sharing access technique for an integrated multiport memory , 1991 .

[3]  Ki-Hong Park,et al.  A 150 MHz 8-banks 256 Mb synchronous DRAM with wave pipelining methods , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[4]  Yukinori Kodama,et al.  A 150-mhz 4-bank 64m-bit Sdram With Address Incrementing Pipeline Scheme , 1994, Proceedings of 1994 IEEE Symposium on VLSI Circuits.

[5]  Tae-Jin Kim,et al.  16-Mb synchronous DRAM with 125-Mbyte/s data rate , 1994 .

[6]  B. Gunning,et al.  A CMOS low-voltage-swing transmission-line transceiver , 1992, 1992 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[7]  Y. Koshikawa,et al.  250 Mbyte/s synchronous DRAM using a 3-stage-pipelined architecture , 1994 .

[8]  Wayne P. Burleson,et al.  Wave-pipelining: is it practical? , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.