Improved Affine Arithmetic-Based Precision Analysis for Polynomial Function Evaluation

Word-length allocation is the most important design phase to optimize hardware resources while guaranteeing a determined accuracy for circuits with fixed-point numbers. This paper presents an enhanced precision analysis for degree-n polynomial Horner's rule. It is based on affine arithmetic and introduces an error propagating formula for a degree-n polynomial Horner's rule. It takes into account quantization error of all the circuit's connections including the inputs. Furthermore, a tighter upper bound error is defined, exploiting the dependencies between intermediate connections. Hardware implementations show that the proposed upper bound results in an area reduction that reaches 70 percent.

[1]  Y.H. Hu,et al.  CORDIC-based VLSI architectures for digital signal processing , 1992, IEEE Signal Processing Magazine.

[2]  David M. Lewis.  Interleaved Memory Function Interpolators with Application to an Accurate LNS Arithmetic Unit , 1994, IEEE Trans. Computers.

[3]  William S. Dorn,et al.  Generalizations of Horner's Rule for Polynomial Evaluation , 1962, IBM J. Res. Dev..

[4]  Gerald Estrin,et al.  Organization of Computer Systems-the Fixed Plus Variable Structure Computer , 1899 .

[5]  S Winograd,et al.  On the number of multiplications required to compute certain functions. , 1967, Proceedings of the National Academy of Sciences of the United States of America.

[6]  George A. Constantinides,et al.  Bounding Variable Values and Round-Off Effects Using Handelman Representations , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[7]  Davide De Caro,et al.  High-Performance Special Function Unit for Programmable 3-D Graphics Processors , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  Katarzyna Radecka,et al.  An efficient hybrid engine to perform range analysis and allocate integer bit-widths for arithmetic circuits , 2011, 16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011).

[9]  Katarzyna Radecka,et al.  An efficient method to perform range analysis for DSP circuits , 2010, 2010 17th IEEE International Conference on Electronics, Circuits and Systems.

[10]  V. Pan.  METHODS OF COMPUTING VALUES OF POLYNOMIALS , 1966 .

[11]  Chichyang Chen.  High-order Taylor series approximation for efficient computation of elementary functions , 2015, IET Comput. Digit. Tech..

[12]  J. M. Pierre Langlois,et al.  Enhanced Precision Analysis for Accuracy-Aware Bit-Width Optimization Using Affine Arithmetic , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[13]  Davide De Caro,et al.  Minimizing Coefficients Wordlength for Piecewise-Polynomial Hardware Function Evaluation With Exact or Faithful Rounding , 2017, IEEE Transactions on Circuits and Systems I: Regular Papers.

[14]  Wayne Luk,et al.  Hardware Implementation Trade-Offs of Polynomial Approximations and Interpolations , 2008, IEEE Transactions on Computers.

[15]  Wayne Luk,et al.  Optimizing hardware function evaluation , 2005, IEEE Transactions on Computers.

[16]  George A. Constantinides,et al.  Certified Roundoff Error Bounds Using Semidefinite Programming , 2015, ACM Trans. Math. Softw..

[17]  D. De Caro,et al.  A 430 MHz, 280 mW Processor for the Conversion of Cartesian to Polar Coordinates in 0.25 $\mu\hbox{m}$ CMOS , 2008, IEEE Journal of Solid-State Circuits.

[18]  Martin Fränzle,et al.  HySAT: An efficient proof engine for bounded model checking of hybrid systems , 2007, Formal Methods Syst. Des..

[19]  Nicola Nicolici,et al.  Automated Range and Precision Bit-Width Allocation for Iterative Computations , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[20]  Aleksandar Milenkovic,et al.  A Direct Digital Frequency Synthesizer Based on the Quasi-Linear Interpolation Method , 2010, IEEE Trans. Circuits Syst. I Regul. Pap..

[21]  Wayne Luk,et al.  Hierarchical segmentation schemes for function evaluation , 2003, Proceedings. 2003 IEEE International Conference on Field-Programmable Technology (FPT) (IEEE Cat. No.03EX798).

[22]  Zhihe Zhou,et al.  High performance direct digital frequency synthesizers , 2003, Proceedings of the 15th Biennial University/Government/ Industry Microelectronics Symposium (Cat. No.03CH37488).

[23]  Lei Shi,et al.  ICAT: Engine to Perform Range Analysis and Allocate Bit-Widths for Arithmetic Datapaths , 2015, J. Circuits Syst. Comput..

[24]  Davide De Caro,et al.  Elementary Functions Hardware Implementation Using Constrained Piecewise-Polynomial Approximations , 2011, IEEE Transactions on Computers.

[25]  Wayne Luk,et al.  Accuracy-Guaranteed Bit-Width Optimization , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[26]  Gerhard J. Woeginger,et al.  The complexity of multiple wordlength assignment , 2002, Appl. Math. Lett..

[27]  Victor Magron,et al.  Interval Enclosures of Upper Bounds of Roundoff Errors Using Semidefinite Programming , 2016, ACM Trans. Math. Softw..

[28]  N. Burgess,et al.  Some results on Taylor-series function approximation on FPGA , 2003, The Thrity-Seventh Asilomar Conference on Signals, Systems & Computers, 2003.

[29]  Ching-Chuen Jong,et al.  A Memory-Efficient Tables-and-Additions Method for Accurate Computation of Elementary Functions , 2013, IEEE Transactions on Computers.

[30]  Huazhong Shu,et al.  A New Divergence Measure Based on Arimoto Entropy for Medical Image Registration , 2014, 2014 22nd International Conference on Pattern Recognition.

[31]  Katarzyna Radecka,et al.  Optimization of Imprecise Circuits Represented by Taylor Series and Real-Valued Polynomials , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[32]  Adel Belouchrani,et al.  Enhanced bit-width optimization for linear circuits with feedbacks , 2014, 2014 9th International Design and Test Symposium (IDT).

[33]  Adel Belouchrani,et al.  Precision analysis with analytical bit-width optimisation process for linear circuits with feedbacks , 2018, IET Circuits Devices Syst..

[34]  Nicola Nicolici,et al.  Bit-Width Allocation for Hardware Accelerators for Scientific Computing Using SAT-Modulo Theory , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[35]  Arnaud Tisserand,et al.  Multipartite table methods , 2005, IEEE Transactions on Computers.

[36]  M. E. Muller,et al.  A Note on the Generation of Random Normal Deviates , 1958 .

[37]  Dong-U Lee,et al.  Optimized Custom Precision Function Evaluation for Embedded Processors , 2009, IEEE Transactions on Computers.

[38]  Sau-Gee Chen,et al.  An efficient modified Phong shading algorithm & its low-complexity realization , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[39]  Dong-U Lee,et al.  A Bit-Width Optimization Methodology for Polynomial-Based Function Evaluation , 2007, IEEE Transactions on Computers.

[40]  Jean-Michel Muller,et al.  Elementary Functions: Algorithms and Implementation , 1997 .