Analysis of high-performance floating-point arithmetic on FPGAs
暂无分享,去创建一个
Viktor K. Prasanna | Gokul Govindu | Ling Zhuo | Seonil B. Choi | V. Prasanna | Ling Zhuo | G. Govindu | Seonil B. Choi | S. Choi
[1] David A. Patterson,et al. Computer Architecture: A Quantitative Approach , 1969 .
[2] Peter M. Athanas,et al. Quantitative analysis of floating point arithmetic on FPGA based custom computing machines , 1995, Proceedings IEEE Symposium on FPGAs for Custom Computing Machines.
[3] Pavle Belanovic,et al. A Library of Parameterized Floating-Point Modules and Their Use , 2002, FPL.
[4] Viktor K. Prasanna,et al. Area and time efficient implementations of matrix multiplication on FPGAs , 2002, 2002 IEEE International Conference on Field-Programmable Technology, 2002. (FPT). Proceedings..
[5] Viktor K. Prasanna,et al. Domain-Specific Modeling for Rapid System-Wide Energy Estimation of Reconfigurable Architectures , 2002 .
[6] Russell Tessier,et al. Floating point unit generation and evaluation for FPGAs , 2003, 11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 2003. FCCM 2003..