CMOS low-power analog circuit design

This chapter covers device and circuit aspects of low-power analog CMOS circuit design. The fundamental limits constraining the design of low-power circuits are first recalled with an emphasis on the implications of supply voltage reduction. Biasing MOS transistors at very low current provides new features but requires dedicated models valid in all regions of operation including weak, moderate and strong inversion. Low-current biasing also has a strong influence on noise and matching properties. All these issues are discussed, together with the particular aspects related to passive devices and parasitic effects. The design process has to be supported by efficient and accurate circuit simulation. To this end, the EKV compact MOST model for circuit simulation is presented. The use of the basic concepts such as pinch-off voltage, inversion factor and specific current are highlighted thanks to some very simple but fundamental circuits and to an effective use of the model. New design techniques that are appropriate for low-power and/or low-voltage circuits are presented with an emphasis on the analog floating point technique, the instantaneous companding principle, and their application to filters.

[1]  Christian Enz,et al.  Accurate MOS modelling for analog circuit simulation using the EKV model , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.

[2]  Christer Svensson,et al.  Trading speed for low power by choice of supply and threshold voltages , 1993 .

[3]  B. Gilbert Translinear circuits: a proposed classification , 1975 .

[4]  T.G. Noll,et al.  Pushing the performance limits due to power dissipation of future ULSI chips , 1992, [Proceedings] 1992 IEEE International Symposium on Circuits and Systems.

[5]  J. Fellrath,et al.  CMOS analog integrated circuits based on weak inversion operations , 1977 .

[6]  Douglas Frey A 3.3 volt electronically tunable active filter usable to beyond 1 GHz , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[7]  Yannis P. Tsividis,et al.  Problems in Precision Modeling of the MOS Transistor for Analog Applications , 1984, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[8]  Carver Mead,et al.  Analog VLSI and neural systems , 1989 .

[9]  Gerson A. S. Machado,et al.  Estimating key parameters in the EKV MOST model for analogue design and simulation , 1995, International Symposium on Circuits and Systems.

[10]  Yannis Tsividis General approach to signal processors employing companding , 1995 .

[11]  E. Vittoz,et al.  An analytical MOS transistor model valid in all regions of operation and dedicated to low-voltage and low-current applications , 1995 .

[12]  C. Mead,et al.  White noise in MOS transistors and resistors , 1993, IEEE Circuits and Devices Magazine.

[13]  Eric Vittoz,et al.  A Low-Voltage CMOS Bandgap Reference , 1978, ESSCIRC 78: 4th European Solid State Circuits Conference - Digest of Technical Papers.

[14]  P. Gray,et al.  High-frequency CMOS switched-capacitor filters for communications application , 1983 .

[15]  Yannis Tsividis,et al.  On linear integrators and differentiators using instantaneous companding , 1995 .

[16]  Eric A. Vittoz Low-power design: ways to approach the limits , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.

[17]  E. M. Blumenkrantz The analog floating point technique , 1995, 1995 IEEE Symposium on Low Power Electronics. Digest of Technical Papers.

[18]  Christian C. Enz,et al.  Low-voltage companding current-mode integrators , 1995, Proceedings of ISCAS'95 - International Symposium on Circuits and Systems.

[19]  E. Vittoz MOS transistors operated in the lateral bipolar mode and their application in CMOS technology , 1983, IEEE Journal of Solid-State Circuits.

[20]  C. Sah,et al.  Effects of diffusion current on characteristics of metal-oxide (insulator)-semiconductor transistors☆ , 1966 .

[21]  Gordon W. Roberts,et al.  Log-domain filters based on LC ladder synthesis , 1995, Proceedings of ISCAS'95 - International Symposium on Circuits and Systems.

[22]  P. Heim,et al.  MOS cascode-mirror biasing circuit operating at any current level with minimal output saturation voltage , 1995 .

[23]  Douglas R. Frey A general class of current mode filters , 1993, 1993 IEEE International Symposium on Circuits and Systems.

[24]  Christian Enz Low-Power Log-Domain Continuous-Time Filters: an Introduction , 1992 .

[25]  M. Punzenberger,et al.  A new 1.2 V BiCMOS log-domain integrator for companding current-mode filters , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.

[26]  Carlos Galup-Montoro,et al.  Series-parallel association of FET's for high gain and high frequency applications , 1994, IEEE J. Solid State Circuits.

[27]  D. R. Frey,et al.  Log-domain filtering: An approach to current-mode fil-tering , 1993 .

[28]  Rinaldo Castello,et al.  Performance limitations in switched-capacitor filters , 1985 .

[29]  J. Shott,et al.  A 200 mV self-testing encoder/decoder using Stanford ultra-low-power CMOS , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.

[30]  E. Seevinck,et al.  Companding current-mode integrator: A new circuit principle for continuous-time monolithic filters , 1990 .

[31]  Yannis Tsividis,et al.  Companding in signal processing , 1990 .

[32]  Christian-Charles Enz High precision CMOS micropower amplifiers , 1989 .

[33]  G. Groenewold Optimal dynamic range integrators , 1992 .

[34]  S. Selberherr,et al.  Analysis of Ultra-Low-Power CMOS with Process and Device Simulation , 1994, ESSDERC '94: 24th European Solid State Device Research Conference.

[35]  Eric A. Vittoz,et al.  Future of analog in the VLSI environment , 1990, IEEE International Symposium on Circuits and Systems.

[36]  Christofer Toumazou,et al.  Micropower log-domain filter for electronic cochlea , 1994 .

[37]  J. Fellrath Shot noise behaviour of subthreshold MOS transistors , 1978 .

[38]  Anantha P. Chandrakasan,et al.  Low-power CMOS digital design , 1992 .

[39]  Matthias Bucher,et al.  An efficient parameter extraction methodology for the EKV MOST model , 1996, Proceedings of International Conference on Microelectronic Test Structures.

[40]  Eric A. Vittoz,et al.  Linear networks based on transistors , 1993 .

[41]  Matthias Bucher,et al.  The EKV MOST Model and the Associated Parameter Extraction , 1995 .

[42]  D. R. Frey Current mode class AB second order filter , 1994 .

[43]  G. Geelen,et al.  An inherently linear and compact MOST-only current division technique , 1992 .

[44]  C. Galup-Montoro,et al.  Digitally programmable switched current filters , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.

[45]  Eric A. Vittoz The Design of High-Performance Analog Circuits on Digital CMOS Chips , 1985 .

[46]  Eric A. Vittoz,et al.  Micropower Techniques , 1994 .

[47]  K. Suyama,et al.  MOSFET modeling for analog circuit CAD: Problems and prospects , 1993, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '93.

[48]  Robert W. Adams,et al.  Filtering in the Log Domain , 1979 .