Modelling of soft fault propagation in sequential circuits by fuzzy-logic simulations

Reliability analysis plays significant role in development of space applications, where today, Field Programmable Gate Arrays (FPGAs) are employed very often, especially because of the fact that they may hold implementation of custom fault mitigation techniques. While transient (soft) faults, caused by the space radiation, such as Single/Multiple Event Upsets (SEU/MEUs) or Single Event Transients (SETs) can be generated inside the FPGA or propagated from other circuits in digital system, the FPGA may implement redundancy (mainly hardware or time domain) to protect whole system from functional interrupt. Currently, space FPGA engineers face challenges both at design and verification stages of their applications. Common questions are related to selection of target FPGA, optimal combination of fault mitigation techniques to be implemented, estimated reliability for target radiation environment as well as finding reliability bottlenecks. Many previous works focused on analysis of fault propagation in terms of static and formal analysis, while the methods used to analyze real-life design examples are still basing on statistical analysis of fault injection effects. Both solutions have significant limitations. The authors of this paper propose novel approach to modelling of soft faults propagation effects by simulation in fuzzy logic domain that is compatible with commonly used FPGA design and verification process and provides good balance between analysis time and reliability estimation accuracy.

[1]  Shintaro Izumi,et al.  An accurate soft error propagation analysis technique considering temporal masking disablement , 2015, 2015 IEEE 21st International On-Line Testing Symposium (IOLTS).

[2]  Seyed Ghassem Miremadi,et al.  Fault injection into SRAM-based FPGAs for the analysis of SEU effects , 2003, Proceedings. 2003 IEEE International Conference on Field-Programmable Technology (FPT) (IEEE Cat. No.03EX798).

[3]  Jih-Jong Wang,et al.  An Analysis of Single Event Upset Dependencies on High Frequency and Architectural Implementations within Actel RTAX-S Family Field Programmable Gate Arrays , 2006, IEEE Transactions on Nuclear Science.

[4]  Yu Hu,et al.  Reliability-Oriented Placement and Routing Algorithm for SRAM-Based FPGAs , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  Cheng Gao,et al.  A fault propagation analysis method of SRAM-based FPGA based on directed graph , 2016, 2016 Prognostics and System Health Management Conference (PHM-Chengdu).

[6]  Massoud Pedram,et al.  Probabilistic error propagation in logic circuits using the Boolean difference calculus , 2008, 2008 IEEE International Conference on Computer Design.

[7]  Andrea Domenici,et al.  Formal approaches to SEU testing in FPGAs , 2013, 2013 NASA/ESA Conference on Adaptive Hardware and Systems (AHS-2013).

[8]  H. Asadi,et al.  Soft Error Derating Computation in Sequential Circuits , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.

[9]  Zhe Chen,et al.  A Fault Propagation Model for FPGA Netlist with Un-Reconvergence Paths , 2018, 2018 5th International Conference on Information Science and Control Engineering (ICISCE).

[10]  Ali Zadeh,et al.  Simulation of Single Event Effects and Rate Prediction: CODES an ESA Tool , 2014, 2014 IEEE Radiation Effects Data Workshop (REDW).

[11]  Krzysztof Poźniak,et al.  Petri net-based dependability modeling methodology for reconfigurable field programmable gate arrays , 2015, Symposium on Photonics Applications in Astronomy, Communications, Industry, and High-Energy Physics Experiments (WILGA).

[12]  D. Teyssier,et al.  Controlling the THz heterodyne — Lesson learned from HIFI/Herschel mission , 2012, 2012 19th International Conference on Microwaves, Radar & Wireless Communications.

[13]  John McCollum,et al.  SET characterization and mitigation in RTAX-S antifuse FPGAs , 2009, 2009 IEEE Aerospace conference.

[14]  Liang Chen,et al.  CEP: Correlated Error Propagation for Hierarchical Soft Error Analysis , 2013, J. Electron. Test..

[15]  S Schulz,et al.  Smart behavioral netlist simulation for SEU protection verification , 2008, 2008 European Conference on Radiation and Its Effects on Components and Systems.

[16]  Sanjukta Bhanja,et al.  Probabilistic Error Modeling for Nano-Domain Logic Circuits , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[17]  Sergio D'Angelo,et al.  Evaluation of Single Event Upset Mitigation Schemes for SRAM based FPGAs using the FLIPPER Fault Injection Platform , 2007, 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2007).

[18]  N. Messios,et al.  Space Environment Information System (SPENVIS) , 2009 .

[19]  Lloyd W. Massengill,et al.  Basic mechanisms and modeling of single-event upset in digital microelectronics , 2003 .

[20]  Yves Crouzet,et al.  MEFISTO-L: a VHDL-based fault injection tool for the experimental assessment of fault tolerance , 1998, Digest of Papers. Twenty-Eighth Annual International Symposium on Fault-Tolerant Computing (Cat. No.98CB36224).

[21]  Denis Teixeira Franco,et al.  Signal probability for reliability evaluation of logic circuits , 2008, Microelectron. Reliab..

[22]  John P. Hayes,et al.  Probabilistic transfer matrices in symbolic reliability analysis of logic circuits , 2008, TODE.

[23]  John P. Hayes,et al.  Accurate reliability evaluation and enhancement via probabilistic transfer matrices , 2005, Design, Automation and Test in Europe.

[24]  M Friendlich,et al.  SEU Analysis of Complex Circuits Implemented in Actel RTAX-S FPGA Devices , 2011, IEEE Transactions on Nuclear Science.