Dynamic power minimization during combinational circuit testing as a traveling salesman problem
暂无分享,去创建一个
[1] Neil Weste,et al. Principles of CMOS VLSI Design , 1985 .
[2] Paulo F. Flores,et al. Assignment and reordering of incompletely specified pattern sequences targetting minimum power dissipation , 1999, Proceedings Twelfth International Conference on VLSI Design. (Cat. No.PR00013).
[3] Kamran Eshraghian,et al. Principles of CMOS VLSI Design: A Systems Perspective , 1985 .
[4] Naveen Choudhary,et al. Genetic algorithm based approach for low power combinational circuit testing , 2003, 16th International Conference on VLSI Design, 2003. Proceedings..
[5] Irith Pomeranz,et al. Techniques for minimizing power dissipation in scan and combinational circuits during test application , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[6] Lothar Thiele,et al. Multiobjective evolutionary algorithms: a comparative case study and the strength Pareto approach , 1999, IEEE Trans. Evol. Comput..
[7] Paolo Prinetto,et al. A test pattern generation methodology for low power consumption , 1998, Proceedings. 16th IEEE VLSI Test Symposium (Cat. No.98TB100231).
[8] Kurt Keutzer,et al. On average power dissipation and random pattern testability of CMOS combinational logic networks , 1992, ICCAD.
[9] Dong Sam Ha,et al. HOPE: an efficient parallel fault simulator for synchronous sequential circuits , 1992, DAC '92.
[10] Hussein A. Abbass,et al. Differential Evolution for Solving multiobjective Optimization Problems , 2004, Asia Pac. J. Oper. Res..
[11] Kaushik Roy,et al. SYCLOP: synthesis of CMOS logic for low power applications , 1992, Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors.
[12] Darrell Whitley,et al. A genetic algorithm tutorial , 1994, Statistics and Computing.
[13] R. K. Shyamasundar,et al. Introduction to algorithms , 1996 .
[14] Bryant A. Julstrom,et al. Weight-biased edge-crossover in evolutionary algorithms for two graph problems , 2001, SAC.
[15] Sharad Malik,et al. Technology Mapping for Low Power , 1993, 30th ACM/IEEE Design Automation Conference.
[16] T. W. Williams,et al. How Should Fault Coverage Be Defined? , 2000, VTS.
[17] Kurt Keutzer,et al. Estimation of average switching activity in combinational and sequential circuits , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.
[18] Massoud Pedram,et al. PCUBE: A performance driven placement algorithm for low power designs , 1993, Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference.
[19] Sreejit Chakravarty,et al. Optimization problems in low power and stress testing , 1996 .
[20] Kalyanmoy Deb,et al. A fast and elitist multiobjective genetic algorithm: NSGA-II , 2002, IEEE Trans. Evol. Comput..
[21] Melvin A. Breuer,et al. Digital systems testing and testable design , 1990 .
[22] P. Kh. Latypov,et al. Energy Saving Testing of Circuits , 2001 .
[23] Celia A. Glass,et al. 11. Machine scheduling , 2003 .
[24] Ronald L. Rivest,et al. Introduction to Algorithms , 1990 .
[25] G. Reinelt. The traveling salesman: computational solutions for TSP applications , 1994 .
[26] David W. Corne,et al. Approximating the Nondominated Front Using the Pareto Archived Evolution Strategy , 2000, Evolutionary Computation.
[27] Chi-Ying Tsui,et al. Technology Decomposition and Mapping Targeting Low Power Dissipation , 1993, 30th ACM/IEEE Design Automation Conference.
[28] Kalyanmoy Deb,et al. A Fast Elitist Non-dominated Sorting Genetic Algorithm for Multi-objective Optimisation: NSGA-II , 2000, PPSN.