SoC performance evaluation with ArchC and TLM-2.0

ArchC is an architecture description language that provides instruction set level simulation and binary tool chain generation. It is based on SystemC and can communicate with other SystemC components using transaction level modeling (TLM). In this article we present an upgrade of ArchC that allows TLM-2.0 usage and makes it available in timed simulations. These extensions enable performance evaluation of complete System-on-Chip designs built around an ArchC processor model. As a proof-of-concept, we examine various TLM-connected memory hierarchies. We outline how model designers can use a combination of fast functional simulation and slow timed simulation to determine an optimal system architecture for a given workload.

[1]  Dušan Kolář,et al.  Language and development environment for microprocessor design of emedded systems , 2006 .

[2]  Rodolfo Azevedo,et al.  The ArchC Architecture Description Language and Tools , 2005, International Journal of Parallel Programming.

[3]  Rainer Leupers,et al.  RTL processor synthesis for architecture exploration and implementation , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[4]  Nikil Dutt,et al.  Processor Description Languages , 2008 .

[5]  D. Gajski,et al.  Transaction Level Modeling in System Level Design , 2003 .

[6]  Thorsten Grotker,et al.  System Design with SystemC , 2002 .

[7]  Rainer Leupers,et al.  A universal technique for fast and flexible instruction-set architecture simulation , 2004, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  Rainer Leupers,et al.  A universal technique for fast and flexible instruction-set architecture simulation , 2002, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[9]  Gert Goossens,et al.  Chess: retargetable code generation for embedded DSP processors , 1994, Code Generation for Embedded Processors.

[10]  Trevor Mudge,et al.  MiBench: A free, commercially representative embedded benchmark suite , 2001 .

[11]  Hiroyuki Tomiyama,et al.  Architecture Description Languages for Systems-on-Chip Design , 1999 .

[12]  Heinrich Meyr,et al.  Retargetable compiled simulation of embedded processors using a machine description language , 2000, TODE.

[13]  Heinrich Meyr,et al.  Generating production quality software development tools using a machine description language , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[14]  Sudeep Pasricha.  Transaction level modeling of SoC with SystemC 2.0 , 2004 .

[15]  Sandro Rigo,et al.  Electronic System Level Design , 2011 .

[16]  Prabhat Mishra,et al.  Architecture description languages for programmable embedded systems , 2005 .

[17]  K. Keutzer,et al.  System-level design: orthogonalization of concerns andplatform-based design , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[18]  Heinrich Meyr,et al.  LISA-machine description language and generic machine model for HW/SW co-design , 1996, VLSI Signal Processing, IX.

[19]  Heinrich Meyr,et al.  A framework for fast hardware-software co-simulation , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.