Design Methods of Multi-DSP Parallel Processing System

In this paper, the cascaded topology of Multi-Digital Signal Processor (DSP) parallel processing system is presented, and the common architecture for multi-DSP parallel systems is summarized. In addition, according to the features of Field Programmable Gate Array (FPGA) and DSP, a parallel system based on 2-level bus structure has been proposed. Two parallel systems, respectively based on TMS320C641x and TS201, have been realized too. Having compared their advantages and performances, we finally conclude the design methods of multi-DSP parallel processing system.

[1]  Zhao Jing,et al.  High Speed Real-Time Signal Processing System , 2006, 2006 CIE International Conference on Radar.

[2]  Zhong Rui.  Design and Application of High-Speed High-Resolution DAC Module , 2005 .

[3]  Kong-Pang Pun,et al.  Quadrature sampling schemes with improved image rejection , 2003, IEEE Trans. Circuits Syst. II Express Briefs.