Task Rearrangement on Partially Reconfigurable FPGAs with Restricted Buffer
暂无分享,去创建一个
[1] Hossam ElGindy,et al. Dynamic scheduling of tasks on partially reconfigurable FPGAs , 2000 .
[2] H. Mühlenbein,et al. Gene Pool Recombination in Genetic Algorithms , 1996 .
[3] John D. Villasenor,et al. Video communications using rapidly reconfigurable hardware , 1995, IEEE Trans. Circuits Syst. Video Technol..
[4] Keqin Li,et al. Complexity of resource allocation and job scheduling problems in partitionable mesh connected systems , 1994 .
[5] Oliver Diessel,et al. Run-time compaction of FPGA designs , 1997, FPL.
[6] Jürgen Teich,et al. Compile-time Optimization of Dynamic Hardware Reconfigurations , 1999, PDPTA.
[7] Mark Shand,et al. Programmable active memories: reconfigurable systems come of age , 1996, IEEE Trans. Very Large Scale Integr. Syst..