StrideBV: Single chip 400G+ packet classification
暂无分享,去创建一个
[1] Viktor K. Prasanna,et al. Field-split parallel architecture for high performance multi-match packet classification using FPGAs , 2009, SPAA '09.
[2] Nick McKeown,et al. Packet classification on multiple fields , 1999, SIGCOMM '99.
[3] Karen A. Scarfone,et al. Guide to Intrusion Detection and Prevention Systems (IDPS) , 2007 .
[4] Gordon J. Brebner,et al. 400 Gb/s Programmable Packet Parsing on a Single FPGA , 2011, 2011 ACM/IEEE Seventh Symposium on Architectures for Networking and Communications Systems.
[5] George Varghese,et al. Packet classification using multidimensional cutting , 2003, SIGCOMM '03.
[6] Zheng Yan-shu. Efficient Packet Classification for Network Intrusion Detection using FPGA , 2005 .
[7] Miad Faezipour,et al. Wire-Speed TCAM-Based Architectures for Multimatch Packet Classification , 2009, IEEE Transactions on Computers.
[8] T. V. Lakshman,et al. SSA: a power and memory efficient scheme to multi-match packet classification , 2005, ANCS '05.
[9] Kuruvilla Varghese,et al. A Scalable High Throughput Firewall in FPGA , 2008, 2008 16th International Symposium on Field-Programmable Custom Computing Machines.
[10] Tsutomu Sasao. On the Complexity of Classification Functions , 2008, 38th International Symposium on Multiple Valued Logic (ismvl 2008).
[11] Nick McKeown,et al. Classifying Packets with Hierarchical Intelligent Cuttings , 2000, IEEE Micro.
[12] Diego Perino,et al. A reality check for content centric networking , 2011, ICN '11.