Tracking Forecast Memories for Stochastic Decoding
暂无分享,去创建一个
Shie Mannor | Warren J. Gross | Ali Naderi | Guy-Armand Kamendje | Saeed Sharifi Tehrani | Shie Mannor | S. Tehrani | W. Gross | A. Naderi | Guy-Armand Kamendje
[1] James M. Ortega,et al. Iterative solution of nonlinear equations in several variables , 2014, Computer science and applied mathematics.
[2] Radford M. Neal,et al. Near Shannon limit performance of low density parity check codes , 1996 .
[3] Brendan J. Frey,et al. Factor graphs and the sum-product algorithm , 2001, IEEE Trans. Inf. Theory.
[4] A. Blanksby,et al. A 690-mW 1-Gb/s 1024-b, rate-1/2 low-density parity-check code decoder , 2001, IEEE J. Solid State Circuits.
[5] Vincent C. Gaudet,et al. Iterative decoding using stochastic computation , 2003 .
[6] W.J. Gross,et al. Stochastic Implementation of LDPC Decoders , 2005, Conference Record of the Thirty-Ninth Asilomar Conference onSignals, Systems and Computers, 2005..
[7] Vincent C. Gaudet,et al. Stochastic iterative decoders , 2005, Proceedings. International Symposium on Information Theory, 2005. ISIT 2005..
[8] Shie Mannor,et al. Stochastic decoding of LDPC codes , 2006, IEEE Communications Letters.
[9] Nhan Nguyen,et al. Low-voltage CMOS circuits for analog iterative decoders , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.
[10] C. Plett,et al. A 0.18-$muhbox m$CMOS Analog Min-Sum Iterative Decoder for a (32,8) Low-Density Parity-Check (LDPC) Code , 2006, IEEE Journal of Solid-State Circuits.
[11] Tom E. Bishop,et al. Blind Image Restoration Using a Block-Stationary Signal Model , 2006, 2006 IEEE International Conference on Acoustics Speech and Signal Processing Proceedings.
[12] Andrea Gerosa,et al. Design, Simulation, and Testing of a CMOS Analog Decoder for the Block Length-40 UMTS Turbo Code , 2006, IEEE Transactions on Communications.
[13] Shie Mannor,et al. Online calibrated forecasts: Memory efficiency versus universality for learning in games , 2006, Machine Learning.
[14] Shie Mannor,et al. An Area-Efficient FPGA-Based Architecture for Fully-Parallel Stochastic LDPC Decoding , 2007, 2007 IEEE Workshop on Signal Processing Systems.
[15] Frank R. Kschischang,et al. A 3.3-Gbps bit-serial block-interlaced min-sum LDPC decoder in 0.13-μm CMOS , 2007, 2007 IEEE Custom Integrated Circuits Conference.
[16] Bo Zhu,et al. Stochastic Decoding of Linear Block Codes With High-Density Parity-Check Matrices , 2008, IEEE Transactions on Signal Processing.
[17] Frank R. Kschischang,et al. Block-Interlaced LDPC Decoders With Reduced Interconnect Complexity , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.
[18] Shie Mannor,et al. Fully Parallel Stochastic LDPC Decoders , 2008, IEEE Transactions on Signal Processing.
[19] Shuhui Yang,et al. A two-level pipeline input interface circuit with probability splitting computation function used in analog decoder , 2008, 2008 9th International Conference on Solid-State and Integrated-Circuit Technology.
[20] Bruce F. Cockburn,et al. A scalable LDPC decoder ASIC architecture with bit-serial message exchange , 2008, Integr..
[21] Shie Mannor,et al. Tracking Forecast Memories in stochastic decoders , 2009, 2009 IEEE International Conference on Acoustics, Speech and Signal Processing.
[22] Shie Mannor,et al. Stochastic Decoding of LDPC Codes over GF(q) , 2009, 2009 IEEE International Conference on Communications.