Weight Perturbation: An Optimal Architecture and Learning Technique for Analog VLSI Feedforward and Recurrent Multilayer Networks
暂无分享,去创建一个
[1] Ra Reis. A Topological Evaluator as the First Step in VLSI Design , 1982 .
[2] Gerhard Zimmerman,et al. A new area and shape function estimation technique for VLSI layouts , 1988, 25th ACM/IEEE, Design Automation Conference.Proceedings 1988..
[3] Xinghao Chen,et al. A module area estimator for VLSI layout , 1988, 25th ACM/IEEE, Design Automation Conference.Proceedings 1988..
[4] Marwan A. Jabri,et al. PIAF: A Knowledge-based/Algorithmic Top-down Floorplanning System , 1989, 26th ACM/IEEE Design Automation Conference.
[5] Jenq-Neng Hwang,et al. Parallel algorithms/architectures for neural networks , 1989, J. VLSI Signal Process..
[6] Marwan A. Jabri,et al. PIAF: efficient IC floor planning , 1989, IEEE Expert.
[7] Fernando J. Pineda,et al. Recurrent Backpropagation and the Dynamical Approach to Adaptive Neural Computation , 1989, Neural Computation.
[8] Fadi J. Kurdahi,et al. Techniques for area estimation of VLSI layouts , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[9] Bernard Widrow,et al. 30 years of adaptive neural networks: perceptron, Madaline, and backpropagation , 1990, Proc. IEEE.
[10] Francesco Piazza,et al. Fast neural networks without multipliers , 1993, IEEE Trans. Neural Networks.