A Cooperative Management Scheme for Power Efficient Implementations of Real-Time Operating Systems on Soft Processors

A cooperative management scheme for power efficient implementations of real-time operating systems on field-programmable gate-array (FPGA)-based soft processors is presented. Dedicated power management hardware peripherals are tightly coupled to a soft processor by utilizing its configurability. These hardware peripherals manage tasks and interrupts in cooperation with the soft processor, while retaining the real-time responsiveness of the operating system. More specifically, the hardware peripherals perform the following power management functionalities: (1) control the on-chip clock distribution network for driving the soft processor, its hardware peripherals, and the bus interfaces between them; (2) perform task and interrupt management responsibilities of the operating system when the soft processor is turned off; and (3) selectively wake up the soft processor and its hardware components, and put them into proper activation states based on the hardware resource requirements of the tasks under execution. The implementations of two popular real-time operating systems on a state-of-the-art FPGA device are presented. Measurements on an experimental board show that the proposed power management scheme can lead to significant power savings.

[1]  Mahmut T. Kandemir,et al.  A Dual-VDD Low Power FPGA Architecture , 2004, FPL.

[2]  Lesley Shannon,et al.  Simplifying the integration of processing elements in computing systems using a programmable controller , 2005, 13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'05).

[3]  Jean J. Labrosse,et al.  MicroC/OS-II: The Real Time Kernel , 1998 .

[4]  Douglas M. Blough,et al.  A Hardware-Software Real-Time Operating System Framework for SoCs , 2002, IEEE Des. Test Comput..

[5]  Jang Ju-wook,et al.  Energy-Efficient Signal Processing Using FPGAs , 2005 .

[6]  Jürgen Becker,et al.  Parallel and flexible multiprocessor system-on-chip for adaptive automotive applications based on Xilinx MicroBlaze soft-cores , 2005, 19th IEEE International Parallel and Distributed Processing Symposium.

[7]  David E. Culler,et al.  The nesC language: A holistic approach to networked embedded systems , 2003, PLDI '03.

[8]  Srivaths Ravi,et al.  A Scalable Application-Specific Processor Synthesis Methodology , 2003, ICCAD 2003.

[9]  Ieee Circuits,et al.  IEEE Transactions on Very Large Scale Integration (VLSI) Systems , 2018, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[10]  David E. Culler,et al.  System architecture directions for networked sensors , 2000, SIGP.

[11]  Mahmut T. Kandemir,et al.  Reducing leakage energy in FPGAs using region-constrained placement , 2004, FPGA '04.

[12]  Srivaths Ravi,et al.  A Scalable Synthesis Methodology for Application-Specific Processors , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[13]  Steve Rogers,et al.  Adaptive Filter Theory , 1996 .

[14]  Viktor K. Prasanna,et al.  COMA: a cooperative management scheme for energy efficient implementation of real-time operating systems on FPGA based soft processors , 2005, 13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'05).

[15]  Chenyang Lu,et al.  Priority Scheduling in TinyOS : A Case Study , 2002 .

[16]  M. Horowitz,et al.  Low-power digital design , 1994, Proceedings of 1994 IEEE Symposium on Low Power Electronics.

[17]  Andreas Moshovos,et al.  CHIMAERA: a high-performance architecture with a tightly-coupled reconfigurable functional unit , 2000, Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201).

[18]  S. Haykin,et al.  Adaptive Filter Theory , 1986 .

[19]  Fei Li,et al.  FPGA power reduction using configurable dual-Vdd , 2004, Proceedings. 41st Design Automation Conference, 2004..

[20]  Mohamed Shalan,et al.  Hardware support for real-time embedded multiprocessor system-on-a-chip memory management , 2002, Proceedings of the Tenth International Symposium on Hardware/Software Codesign. CODES 2002 (IEEE Cat. No.02TH8627).

[21]  Jason Cong,et al.  Instruction set extension with shadow registers for configurable processors , 2005, FPGA '05.