Delayed Stochastic Decoding of LDPC Codes

A new stochastic decoding algorithm, called Delayed Stochastic (DS) decoding, is introduced to implement low-density-parity-check (LDPC) decoders. The delayed stochastic decoding uses an alternative method to track probability values, which results in reduction of hardware complexity and memory requirement of the stochastic decoders. It is therefore suitable for fully-parallel implementation of long LDPC codes with applications in optical communications. Two decoders are implemented using the DS algorithm for medium (2048, 1723) and long (32768, 26624) LDPC codes. The decoders occupy 3.93- mm2 and 56.5- mm2 silicon area using 90-nm CMOS technology and provide maximum core throughputs of 172.4 and 477.7 Gb/s at [(Eb)/(No)]=5.5 and 4.8 dB, respectively.

[1]  Vincent C. Gaudet,et al.  Iterative decoding using stochastic computation , 2003 .

[2]  Frank R. Kschischang,et al.  A 3.3-Gbps bit-serial block-interlaced min-sum LDPC decoder in 0.13-μm CMOS , 2007, 2007 IEEE Custom Integrated Circuits Conference.

[3]  Shie Mannor,et al.  Stochastic decoding of LDPC codes , 2006, IEEE Communications Letters.

[4]  Shie Mannor,et al.  Fully Parallel Stochastic LDPC Decoders , 2008, IEEE Transactions on Signal Processing.

[5]  Tinoosh Mohsenin,et al.  A Low-Complexity Message-Passing Algorithm for Reduced Routing Congestion in LDPC Decoders , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  Frank R. Kschischang,et al.  A bit-serial approximate min-sum LDPC decoder and FPGA implementation , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[7]  Shie Mannor,et al.  Majority-Based Tracking Forecast Memories for Stochastic LDPC Decoding , 2010, IEEE Transactions on Signal Processing.

[8]  Vincent C. Gaudet,et al.  Design of High-Throughput Fully Parallel LDPC Decoders Based on Wire Partitioning , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[9]  Masoud Ardakani,et al.  Gear-shift decoding , 2006, IEEE Transactions on Communications.

[10]  Shie Mannor,et al.  Tracking Forecast Memories in stochastic decoders , 2009, 2009 IEEE International Conference on Acoustics, Speech and Signal Processing.

[11]  Vincent C. Gaudet,et al.  Stochastic iterative decoders , 2005, Proceedings. International Symposium on Information Theory, 2005. ISIT 2005..

[12]  Hanho Lee.  A high-speed low-complexity Reed-Solomon decoder for optical communications , 2005, IEEE Trans. Circuits Syst. II Express Briefs.

[13]  Shie Mannor,et al.  A Relaxed Half-Stochastic Iterative Decoder for LDPC Codes , 2009, GLOBECOM 2009 - 2009 IEEE Global Telecommunications Conference.

[14]  Frank R. Kschischang,et al.  Block-Interlaced LDPC Decoders With Reduced Interconnect Complexity , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.

[15]  W.J. Gross,et al.  Stochastic Implementation of LDPC Decoders , 2005, Conference Record of the Thirty-Ninth Asilomar Conference onSignals, Systems and Computers, 2005..

[16]  Shie Mannor,et al.  Tracking Forecast Memories for Stochastic Decoding , 2011, J. Signal Process. Syst..

[17]  Leilei Song,et al.  10- and 40-Gb/s forward error correction devices for optical communications , 2002 .

[18]  Shu Lin,et al.  A class of low-density parity-check codes constructed based on Reed-Solomon codes with two information symbols , 2003, IEEE Communications Letters.

[19]  Yu Ted Su,et al.  Check Reliability Based Bit-Flipping Decoding Algorithms for LDPC Codes , 2010, ArXiv.

[20]  Martin J. Wainwright,et al.  A 47 Gb/s LDPC decoder with improved low error rate performance , 2009, 2009 Symposium on VLSI Circuits.

[21]  Robert G. Gallager,et al.  Low-density parity-check codes , 1962, IRE Trans. Inf. Theory.

[22]  John D'Ambrosia.  40 gigabit Ethernet and 100 gigabit Ethernet: The development of a flexible architecture [Commentary] , 2009, IEEE Communications Magazine.

[23]  C. Winstead.  Stochastic Iterative Decoding on Factor Graphs , 2003 .

[24]  Seong-Woon Kim,et al.  Design of a low-area, high-throughput LDPC decoder using shared memory banks for DVB-S2 , 2009, IEEE Transactions on Consumer Electronics.