High-Performance and Dynamically Updatable Packet Classification Engine on FPGA
暂无分享,去创建一个
[1] Nick McKeown,et al. Algorithms for packet classification , 2001, IEEE Netw..
[2] Viktor K. Prasanna,et al. High-performance architecture for dynamically updatable packet classification on FPGA , 2013, Architectures for Networking and Communications Systems.
[3] Eduardo de la Torre,et al. Self-Reconfigurable Evolvable Hardware System for Adaptive Image Processing , 2013, IEEE Transactions on Computers.
[4] T. V. Lakshman,et al. Efficient multimatch packet classification and lookup with TCAM , 2005, IEEE Micro.
[5] Viktor K. Prasanna,et al. Scalable Packet Classification on FPGA , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[6] Anand Rangarajan,et al. Algorithms for advanced packet classification with ternary CAMs , 2005, SIGCOMM '05.
[7] Viktor K. Prasanna,et al. Scalable Many-Field Packet Classification on Multi-core Processors , 2013, 2013 25th International Symposium on Computer Architecture and High Performance Computing.
[8] T. N. Vijaykumar,et al. TreeCAM: decoupling updates and lookups in packet classification , 2011, CoNEXT '11.
[9] Aravind Dasu,et al. Dynamically reconfigurable systolic array accelerators: A case study with extended Kalman filter and discrete wavelet transform algorithms , 2010, IET Comput. Digit. Tech..
[10] Jan Korenek,et al. Fast and scalable packet classification using perfect hash functions , 2009, FPGA '09.
[11] Nick McKeown,et al. OpenFlow: enabling innovation in campus networks , 2008, CCRV.
[12] Yajun Ha,et al. High Speed Video Processing Using Fine-Grained Processing on FPGA Platform , 2013, 2013 IEEE 21st Annual International Symposium on Field-Programmable Custom Computing Machines.
[13] Viktor K. Prasanna,et al. Field-split parallel architecture for high performance multi-match packet classification using FPGAs , 2009, SPAA '09.
[14] Stamatis Vassiliadis,et al. Regular expression matching for reconfigurable packet inspection , 2006, 2006 IEEE International Conference on Field Programmable Technology.
[15] Nick McKeown,et al. Dynamic Algorithms with Worst-Case Performance for Packet Classification , 2000, NETWORKING.
[16] Nick McKeown,et al. Classifying Packets with Hierarchical Intelligent Cuttings , 2000, IEEE Micro.
[17] Anargyros Krikelis,et al. Timed Coloured Petri Nets for Performance Evaluation of DSP Applications: The 3GPP LTE Case Study , 2008, VLSI-SoC.
[18] Viktor K. Prasanna,et al. High throughput and large capacity pipelined dynamic search tree on FPGA , 2010, FPGA '10.
[19] Bin Liu,et al. Energy efficient packet classification hardware accelerator , 2008, 2008 IEEE International Symposium on Parallel and Distributed Processing.
[20] Viktor K. Prasanna,et al. StrideBV: Single chip 400G+ packet classification , 2012, 2012 IEEE 13th International Conference on High Performance Switching and Routing.
[21] Francis Zane,et al. Coolcams: power-efficient TCAMs for forwarding engines , 2003, IEEE INFOCOM 2003. Twenty-second Annual Joint Conference of the IEEE Computer and Communications Societies (IEEE Cat. No.03CH37428).
[22] Marco D. Santambrogio,et al. An adaptable FPGA-based System for Regular Expression Matching , 2008, 2008 Design, Automation and Test in Europe.