Optimisation of full-custom logic cells using response surface methodology
暂无分享,去创建一个
Peter Y. K. Cheung | Z. Malik | M. V. Scotti | J. Nelder | P. Cheung | J. Nelder | Z. Malik | M. Scotti
[1] Andrew R. Conn,et al. Optimization of custom MOS circuits by transistor sizing , 1996, ICCAD 1996.
[2] Alberto Sangiovanni-Vincentelli,et al. Optimization-based transistor sizing , 1988 .
[3] John A. Nelder,et al. A Simplex Method for Function Minimization , 1965, Comput. J..
[4] Takayasu Sakurai,et al. A swing restored pass-transistor logic-based multiply and accumulate circuit for multimedia applications , 1996, IEEE J. Solid State Circuits.
[5] George E. P. Box,et al. Empirical Model‐Building and Response Surfaces , 1988 .
[6] P. McCullagh,et al. Generalized Linear Models , 1984 .