A 1 V, 1 mW, 434 MHz FSK receiver fully integrated in a standard digital CMOS process
暂无分享,去创建一个
[1] T. Melly,et al. Design of high-Q varactors for low-power wireless applications using a standard CMOS process , 2000, IEEE Journal of Solid-State Circuits.
[2] Michiel Steyaert,et al. A single-chip 900 MHz CMOS receiver front-end with a high performance low-IF topology , 1995, IEEE J. Solid State Circuits.
[3] A.-S. Porret,et al. A 1 V 5/sup th/-order Bessel filter dedicated to digital standard processes , 1999, Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327).
[4] Asad A. Abidi,et al. An ultralow power single-chip CMOS 900 MHz receiver for wireless paging , 1999, Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327).
[5] Eric A. Vittoz,et al. High-performance crystal oscillator circuits: theory and application , 1988 .
[6] Christian C. Enz,et al. A 1.2V, 430MHz, 4dBm power amplifier and a 250μW front-end, using a standard digital CMOS process , 1999, ISLPED '99.
[7] Eric A. Vittoz. Pseudo-Resistive Networks and their Applications to Analog Collective Computation , 1997, ICANN.