A new methodology for the design centering of IC fabrication processes
暂无分享,去创建一个
[1] John W. Bandler,et al. Practical Least pth Optimization of Networks , 1972 .
[2] Balakrishnan Krishnamurthy,et al. An Improved Min-Cut Algonthm for Partitioning VLSI Networks , 1984, IEEE Transactions on Computers.
[3] Andrzej J. Strojwas. Design for Manufacturability and Yield , 1989, 26th ACM/IEEE Design Automation Conference.
[4] Costas J. Spanos,et al. Parameter Extraction for Statistical IC Process Characterization , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[5] K. Singhal,et al. Statistical design centering and tolerancing using parametric sampling , 1981 .
[6] A.L. Sangiovanni-Vincentelli,et al. A survey of optimization techniques for integrated-circuit design , 1981, Proceedings of the IEEE.
[7] Timothy N. Trick,et al. An Extrapolated Yield Approximation Technique for Use in Yield Maximization , 1984, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[8] R. M. Mattheyses,et al. A Linear-Time Heuristic for Improving Network Partitions , 1982, 19th Design Automation Conference.
[9] G. Hachtel. The simplicial approximation approach to design centering , 1977 .
[10] S.W. Director,et al. An efficient methodology for building macromodels of IC fabrication processes , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[11] K. Antreich,et al. Design centering by yield prediction , 1982 .
[12] Stephen W. Director,et al. A Design Centering Algorithm for Nonconvex Regions of Acceptability , 1982, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[13] S.W. Director,et al. An efficient macromodeling approach for statistical IC process design , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.
[14] Sani R. Nassif,et al. FABRICS II: A Statistically Based IC Fabrication Process Simulator , 1984, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[15] Ping Yang,et al. Parametric yield optimization for MOS circuit blocks , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[16] Sani R. Nassif,et al. A Methodology for Worst-Case Analysis of Integrated Circuits , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.