VIP: an FPGA-based processor for image processing and neural networks

The present in this paper the architecture and implementation of the Virtual Image Processor (VIP) which is an SIMD multiprocessor build with large FPGAs. The SIMD architecture, together with a 2D torus connection topology, is well suited for image processing, pattern recognition and neural network algorithms. The VIP board can be programmed on-line at the logic level, allowing optimal hardware dedication to any given algorithm.

[1]  H. T. Kung,et al.  Systolic Arrays for (VLSI). , 1978 .

[2]  Lawrence D. Jackel,et al.  Application of the ANNA neural network chip to high-speed character recognition , 1992, IEEE Trans. Neural Networks.

[3]  Patrice Y. Simard,et al.  Backpropagation without Multiplication , 1993, NIPS.

[4]  E. Cosatto,et al.  NET32K high speed image understanding system , 1994, Proceedings of the Fourth International Conference on Microelectronics for Neural Networks and Fuzzy Systems.

[5]  E. Sackinger,et al.  A system for high-speed pattern recognition and image analysis , 1994, Proceedings of the Fourth International Conference on Microelectronics for Neural Networks and Fuzzy Systems.

[6]  J. Cloutier,et al.  Hardware implementation of the backpropagation without multiplication , 1994, Proceedings of the Fourth International Conference on Microelectronics for Neural Networks and Fuzzy Systems.